EEWORLDEEWORLDEEWORLD

Part Number

Search

531WC1402M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1402MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531WC1402M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1402MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WC1402M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1402 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Why are current and magnetic sensors crucial to TWS (true wireless earphones) design?
TWS (True Wireless Stereo) is rapidly gaining ground in the headphone market. Now, users no longer have to worry about the tangled headphone wires when using streaming devices. True wireless headphone...
Aguilera Analogue and Mixed Signal
How to start learning MSP430
The chapter on 51 single-chip microcomputer ends here, and we will enter the chapter on MSP430. I learned about 51 single-chip microcomputer when I was studying at school; after graduation and working...
fish001 Microcontroller MCU
A fascinating development project
This paper shredder circuit took more than a month to develop! In the end, it failed. So when I look for a job in the future, I will go to the manager. I have no rights as an engineer. It was develope...
jinpost DIY/Open Source Hardware
file_max error
I have a question for you guys. My embedded Linux file system quits after running for a while. The ls command cannot be used. The error is: "VFS: file_max limit 13107 reached". My hardware platform is...
gga Embedded System
EEWORLD University - Building a new C language design project for GCC in Atmel Studio 6
Build a new C language design project for GCC in Atmel Studio 6 : https://training.eeworld.com.cn/course/426Learn how to build a new C design project for GCC in Atmel Studio 6 ....
dongcuipin Embedded System
STM32-Nucleo detailed development environment construction process
[i=s]This post was last edited by youki12345 on 2014-11-27 11:19[/i] The STM32-Nucleo board recommends an online compiler, but we are still used to using MDK. So how do we use MDK to develop STM32-Nuc...
youki12345 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 626  2800  2296  1583  189  13  57  47  32  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号