530UB1262M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530UB1262M00DG

530UB1262M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1262MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UB1262M00DG Overview

CMOS/TTL Output Clock Oscillator, 1262MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB1262M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Objectid	1770003885
Reach Compliance Code	unknown
compound_id	67939434
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1262 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Audio squelch circuit

Multifunctional infrared remote control chandelier circuit

Tianjin 4S1 type hearing aid circuit

LA3600 power amplifier circuit

Computer motherboard circuit diagram 440BX_37

Application of PLC and TP: Introduced the control solution of the automotive sealing strip automatic production line, which adopts the control method combining PLC and touch screen...; frozenviolet Test/Measurement

[CC2650STK]SensorTag: [font=宋体]I have received the long-awaited [/font]SensorTag[font=宋体][size=2]. [/size][/font]Made in Tunisia, many of the LCs on the board are crooked. {:1_133:} But it seems that there should be no sho...; zxcvb110 Wireless Connectivity

Radiation measuring instrument made by AVR! ~: Including source code, PCB, schematic diagram [[i] This post was last edited by wanghongyang on 2010-10-7 19:42 [/i]]...; wanghongyang DIY/Open Source Hardware

Domestic FPGA Gaoyun GW1N-4 series development board evaluation - unboxing + hardware part 2: [i=s]This post was last edited by Breaking Tradition on 2021-12-12 12:52[/i]I have been waiting for several days. The express was sent on the 6th and arrived yesterday afternoon. I didn’t have time to...; 打破传统 Domestic Chip Exchange

How to simulate a counter with the same frequency as the main clock?: Solution:process (CLK) -- This method can be used to simulate a counter with the same frequency as the main clockbeginif (falling_edge(CLK)) thenSIGNAL_CLK_CNT(3 downto 1)end if;end process;SIGNAL_CLK...; eeleader FPGA/CPLD

Can the disk use a large number of micro disks to form an internal raid0 to improve the read and write performance?: Simply increasing the disk speed to improve read/write performance is not ideal, and the disk is prone to breakage and flying out if it rotates too fast, which may cause casualties. If micro disks are...; 1200324 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components