EEWORLDEEWORLDEEWORLD

Part Number

Search

530NA680M000DGR

Description
LVDS Output Clock Oscillator, 680MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530NA680M000DGR Overview

LVDS Output Clock Oscillator, 680MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA680M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency680 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
How to cancel screen sleep?
The system I compiled has the screen going to sleep after 1 minute. I searched for a long time but couldn't find where to control the screen sleep time... I only found the screen backlight time in the...
hhuchangcan Embedded System
Solution to the problem of excessively high third harmonic of mobile phone RF DCS
In 2008, a customer had a dual-SIM dual-standby mobile phone using NXP. During the CTA network access test, the DCS 3rd harmonic exceeded the standard by 3db, while the passing standard should be 3db ...
凤舞天 RF/Wirelessly
Does Allegro's built-in package library include packages for common interfaces such as serial ports, USB ports, and network ports?
Does Allegro's built-in package library have packages for common interfaces such as serial ports, USB ports, and network ports? What packages does Allegro's built-in package library have? Please expla...
安圣基 PCB Design
After SMT reflow, the LM2596-5.0 chip turns yellow all over
Recently, in a batch of products produced by the company, it was found that after reflow soldering, the LM2596-5.0 chip turned yellow all over. As shown in the figure below, the left one is out of the...
hongmin Analogue and Mixed Signal
After the ADC acquisition pin of LPC1769 is disconnected and then connected again, the microcontroller needs to be restarted to continue acquisition. What is the problem?
The ADC acquisition pin of LPC1769 is led out through a wire, and the ADC acquisition was originally working normally. When the program is running normally, the connection wire is disconnected, and th...
刚刚好2018 NXP MCU
Suddenly I was surprised to find the problem in the forum
[size=4] I found a problem. Every time I post information related to work products in the information release section of this forum, there are not many visitors. It seems that everyone is a kind perso...
yijindz Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1997  2793  1074  2435  2772  41  57  22  50  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号