737-072-525-206 datasheet, PDF

737-072-525-206: DescriptionCard Edge Connector, 72 Contact(s), 2 Row(s), Female, Straight, Solder Terminal; CategoryThe connector The connector; File Size279KB，2 Pages; ManufacturerEDAC

Download Datasheet Parametric View All

737-072-525-206 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	737-072-525-206	-	-	View	Buy Now

Card Edge Connector, 72 Contact(s), 2 Row(s), Female, Straight, Solder Terminal

Parameter Name	Attribute value
Maker	EDAC
Objectid	1516690363
Reach Compliance Code	compliant
compound_id	55247679
Other features	HIGH PROFILE, POLARIZED
Connector type	CARD EDGE CONNECTOR
Contact point gender	FEMALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
MIL compliance	NO
Manufacturer's serial number	737
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Terminal pitch	3.96 mm
Termination type	SOLDER
Total number of contacts	72
UL Flammability Code	94V-0

Design of power combiners, impedance converters and directional couplers (Lecture 3): This multi-part article on coupler and combiner structures continues with an examination of microwave hybrids using various topologies...; 老夫子 RF/Wirelessly

[Repost] Analog electronics and love: a story of life: [color=#3e3e3e] The heart of a boy in first love is like the simplest signal amplifier, and the girl controls the input end. Her smallest happy signal can bring him great happiness. Similarly, her car...; Aguilera Talking

Looking to buy second-hand development board: Is there anyone who wants to sell ARM9 or M3 development boards? If you have any, please post them....; yxdy2012 ARM Technology

Timer capture: Hey guys, I use timer Ta to capture the clock source of 32768hz as the timer. Now the result of measuring 660hz is 669hz, and the result of measuring 714Hz is 728! ! Hey guys, do you have any good way...; jimmyyuyu Microcontroller MCU

I would like to ask you how to use timequest to analyze the delay time of the delay chain in FPGA.: I would like to ask you how to use timequest to analyze the delay time of the delay chain in FPGA....; 夏天Yyyyy FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components