EEWORLDEEWORLDEEWORLD

Part Number

Search

DPX2-25C3SB16C3S-34-0001

Description
Rack and Panel Connector, 41 Contact(s), Female-Female, Solder Terminal, Receptacle
CategoryThe connector    The connector   
File Size136KB,2 Pages
ManufacturerITT
Websitehttp://www.ittcannon.com/
Download Datasheet Parametric View All

DPX2-25C3SB16C3S-34-0001 Overview

Rack and Panel Connector, 41 Contact(s), Female-Female, Solder Terminal, Receptacle

DPX2-25C3SB16C3S-34-0001 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerITT
Reach Compliance Codeunknown
Other featuresARINC 404, POLARIZED
Body/casing typeRECEPTACLE
Connector typeRACK AND PANEL CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedGOLD
Contact point genderFEMALE-FEMALE
Contact materialCOPPER ALLOY
DIN complianceNO
empty shellNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial numberDPX
Mixed contactsYES
Installation typePANEL
OptionsGENERAL PURPOSE
Shell materialALUMINUM ALLOY
Termination typeSOLDER
Total number of contacts41
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD
Notes on posting in this forum
[i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...
zhangf1982 Electronics Design Contest
FPGA application three levels
FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application   System-level applications combine FPGA with traditional computer te...
suifeng654456 FPGA/CPLD
How to display an uncertain value on lcd1602
For example, if you want to measure a capacitance value and display it on the LCD1602, but the capacitance value is uncertain, how should you write this program?...
恋尘CC恋尘 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1138  469  2571  1962  1987  23  10  52  40  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号