EEWORLDEEWORLDEEWORLD

Part Number

Search

530MA1378M00DGR

Description
LVPECL Output Clock Oscillator, 1378MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530MA1378M00DGR Overview

LVPECL Output Clock Oscillator, 1378MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA1378M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1378 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Is there a QQ group for launchpad?
I have searched through all the pinned posts but I can't find any communication groups. I don't know if there is such a Q group, after all, communication in Q groups is more immediate....
lanchaohuan Microcontroller MCU
Is this true? Friends in Beijing, please check it out!
A few young people in Beijing spent 120,000 yuan and 3 months to build a "smart 9-square-meter villa" controlled by a mobile phone near the Third Ring Road. The bedroom, kitchen and bathroom are all a...
yaoniming3k Talking
∑ -μ03 HELP2416 Use Buildroot to build a GCC cross-compilation environment!
[i=s]This post was last edited by DavidZH on 2014-7-12 19:00[/i] 1. Use Buildroot to build the GCC cross-compilation tool 1. Download the required software: Buildroot URL:[code]http://buildroot.uclibc...
DavidZH Embedded System
How to design and implement dual network card hot backup (dual network card redundant backup) (2)?
Hello? Under WIN2000, Ethernet network, dual network card hot backup, that is, if one network card is broken, the other redundant network card will hot switch, and the two network cards have the same ...
yangrui7202 Embedded System
The power is too high, how should the power tube be placed?
When multiple power tubes are connected in parallel and the power reaches 3000W, what should be paid attention to when placing them on the heat sink? ? Please tell me...
落尘逐风 Analogue and Mixed Signal
The principle and method of generating multiple PWM waveforms using one timer
In many engineering applications, PWM waves (pulse width modulation) are required, such as motor speed regulation, temperature control and power adjustment. This article describes how to use a timer o...
yonko MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1434  2911  517  29  1323  29  59  11  1  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号