530HA805M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530HA805M000DGR

530HA805M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 805MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HA805M000DGR Overview

CMOS/TTL Output Clock Oscillator, 805MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HA805M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Objectid	1596170868
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
compound_id	69170596
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	805 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

simple inverter circuit

water level indicator circuit

PLL frequency synthesizer circuit

Utilizing triple frequency voltage speed saturation zero sequence current protection circuit

Computer motherboard circuit diagram 815 2_31

AC coupled audio amplifier circuit

#Idle Market# 4G module: 4G module for sale, 3000 core coins, postage is at your own expense. There is a problem with the module's IMEI data, and it cannot be connected with the original one....; lehuijie Buy&Sell

Questions about CRC-16: The polynomial of CRC-16-IBM is x16 +x15 + x2 + 1. Why does Wikipedia give the expression 0x8005 or 0xA001 (0x4003)? The correct calculation should be 0x18005. Is there any explanation for this? Wikip...; practiceiqx MCU

How to learn drivers, Linux kernel and various common peripherals: I have been developing Android upper layer for 2 years and system layer framework for 3 years. Now I learn drivers by looking at the source code of the system. I can basically understand C language, b...; WinstonLu Linux and Android

I would like to recommend a post in the forum to everyone. It is very concise and practical.: [size=4][b][font=微软雅黑]The post is located in the [color=#004797][color=#000][color=#000][url=https://bbs.eeworld.com.cn/forum-145-1.html]【TI Analog Technology Experience】[/url][/color] section, the li...; wstt Microcontroller MCU

ST FOC4.3 library about STM32F30x series ICS sampling code modification [ST official application notes]: [size=3]File Description[/size] [size=3]When using the ST FOC4.3 library file to control the motor, when using the STM32F30x chip, if the ICS (Isolated Current Sensor) is used to sample the current si...; okhxyyo stm32/stm8

The hen also wants to be a dog mother and moves into the kennel to live with the female dog and puppies (photo): [img]http://photocdn.sohu.com/20090108/Img261630819.jpg[/img] In a farmhouse in Anqian Village, Sanshan Town, Fuqing, there lived a female dog and a hen. In the past, they were strangers and never saw...; shuangshumei Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components