EEWORLDEEWORLDEEWORLD

Part Number

Search

530HC870M000DG

Description
CMOS/TTL Output Clock Oscillator, 870MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530HC870M000DG Overview

CMOS/TTL Output Clock Oscillator, 870MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HC870M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Objectid1596174757
Reach Compliance Codeunknown
compound_id67429762
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency870 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Recommended Classic Materials on Software Testing (Thirteen) --- Effective Software Testing
[align=center][size=5][font=宋体]Recommendation of Classic Materials on Software Testing (Thirteen)[/font][font=Times New Roman]---[/font][/size][font=Helvetica, Tahoma, Arial, sans-serif][size=5][color...
tiankai001 Download Centre
I would like to ask an expert, what should I do if the board density is high and the DRV8825 driver motor makes a loud noise?
I have made two new boards. Since they are still in the experimental stage, I am eager to put them into production. So many problems have been exposed, especially the problem of loud motor noise. What...
shenlan0302 TI Technology Forum
Why is there such asymmetry regarding the gain specification?
[size=3][color=#000000][font=Verdana] Some engineers often ask during the design process, "Why are the specified minimum and maximum gain errors of [/font][font=Verdana]ADCs so different?" This articl...
fish001 Analogue and Mixed Signal
ADC front-end design step 1
Modern communication systems and test equipment often need to digitize analog signals as quickly as possible so that signal processing can be completed in the digital domain. However, designing transf...
ZYXWVU Analogue and Mixed Signal
Electronic Engineering World will launch a device search by function classification, please pay attention
In response to the requirements of many electronic engineers, Electronic Engineering World has begun to sort out the functional classification of devices (such as amplifiers, A/D converters, etc.), an...
sw Suggestions & Announcements
[Arduino] Even simpler than "Hello World!" is "Hello Arduino!"
[i=s]This post was last edited by @ZiShi on 2016-5-23 10:27[/i][p=30, 2, left]Two days ago, I was chatting with soso on QQ and talked about open source hardware. Soso said that there is no section abo...
@ZiShi DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 506  1459  1386  1576  1411  11  30  28  32  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号