EEWORLDEEWORLDEEWORLD

Part Number

Search

531MA720M000DGR

Description
LVPECL Output Clock Oscillator, 720MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531MA720M000DGR Overview

LVPECL Output Clock Oscillator, 720MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA720M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Objectid1592677495
Reach Compliance Codeunknown
compound_id68935663
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency720 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Detailed introduction to embedded development
[b][color=#FF0000]Can anyone introduce me to embedded development? I am studying electronic communication and plan to do embedded development in the future. I don't know much about this aspect. I know...
雾海飘香 Embedded System
Has anyone used STM32's AD to collect the phase current feedback of the stepper motor to control the stepper motor's PWM wave duty cycle?
When the stepper motor is running at high speed, the current waveform is always bad. Has anyone used current sampling feedback to control the attenuation of the PWM wave to improve the current wavefor...
沈婷婷 Motor Drive Control(Motor Control)
I recently came into contact with MSP430, using F5229, and it was hard to learn. I don't know where to start
I recently came into contact with MSP430, using F5229. It was very difficult to learn. I don't know where to start. I haven't found any good information. I am a novice. I hope that some seniors can gi...
狼在工大 Microcontroller MCU
I can't understand the AD conversion code in FPGA. Thank you all.
I am a novice in FPGA. I bought a development board and followed the examples. Now I am studying AD conversion. However, I cannot understand the Verilog language. I need guidance from you seniors. I w...
ckwangwei FPGA/CPLD
Philips 107S7 strange malfunction
I have taken over a batch of monitors of this model, 6 of which have this fault, showing poor knife linearity and instability, sometimes normal, re-soldering N times is ineffective, replacing all capa...
绿草 Appliance Repair Collection
JLINK V8 usage issues
I just bought a JLINK V8 to debug the STM32 board. I can debug it in single step, but I can't simulate it in single step. Can someone familiar with it give me some advice? Thank you! Explanation: STM3...
arm.eew Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2663  2354  1179  547  460  54  48  24  12  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号