EEWORLDEEWORLDEEWORLD

Part Number

Search

PH1-FS2SA3921

Description
Transponder, 10660Mbps(Tx), 10660Mbps(Rx), SC/UPC Connector,
CategoryWireless rf/communication    Optical fiber   
File Size240KB,6 Pages
ManufacturerJDS Uniphase Corporation ( VIAVI )
Websitehttp://www.jdsu.com/index.html
Download Datasheet Parametric View All

PH1-FS2SA3921 Overview

Transponder, 10660Mbps(Tx), 10660Mbps(Rx), SC/UPC Connector,

PH1-FS2SA3921 Parametric

Parameter NameAttribute value
MakerJDS Uniphase Corporation ( VIAVI )
Reach Compliance Codecompliant
Other featuresIT ALSO OPERATE FROM 1280NM TO 1600NM
body width56.1 mm
body height13.2 mm
Body length or diameter76.5 mm
Communication standardsGR-253
Connection TypeSC/UPC CONNECTOR
Data rate (receive)10660 Mbps
Data rate (send)10660 Mbps
Fiber optic equipment typesTRANSCEIVER, TRANSPONDER
Nominal operating wavelength1555 nm
Nominal optical power output0.562 mW
minimum return loss-27 dB
COMMUNICATIONS MODULES & SUBSYSTEMS
10 Gb/s TDM/DWDM 300 Pin SFF MSA SR2/IR2/LR2 Transponder
PH1 Series
Key Features
• Three configurations supporting SR2/IR2/LR2 applications
• Supports dense wavelength division multiplexing
(DWDM) applications (without wavelocker)
• Microprocessor controls to support I2C
• Integrated 16:1/1:16 mux/demux
• Small form factor package (2.2" x 3.0" x 0.53") for high
density applications
• Low power consumption: 4.8 W typical, 6.8 W maximum
for TDM applications
• 70 °C maximum operating temperature
• High sensitivity PIN or APD receivers
• SONET, FEC, Ethernet and Multirate Capable Versions
• Forward, counter and line timing clocking modes
Applications
Telecommunications
Metropolitan Area Networks
Subscriber loop
Intra-office SONET/SDH
High bit-rate data communications
JDSU 10 Gb/s PH1 Series transponders are intended for 1550 nm system
applications with reaches of up to 80 km. The series includes three different
transponders for SR2 (25 km), IR2 (40 km), and LR2 (80 km) TDM or DWDM
applications. Each transponder accepts 16 bits of parallel digital data and converts
it to a 10 Gb/s NRZ modulated optical signal. It also accepts a 10 Gb/s NRZ
modulated optical signal and converts it into 16 bit wide parallel digital data.
The PH1 series offers low DC power dissipation and is available in either a small
form factor package (2.2 x 3 x 0.53 inches) or in a larger footprint (3.5 x 4.5 x 0.53
inches) package, depending on system thermal performance requirements. The
transmit design uses an Electro-Absorptive Modulated Laser (EML) which,
depending on the configuration, produces an average output power of between
-4 dBm to 2 dBm (EOL). A PIN (-17 dBm typical sensitivity) or APD (-24 dBm
typical sensitivity) receiver is available, based on system configurations.
JDSU PH1 Series transponders are designed to support the following data rates:
9.953 Gb/s (SONET), 10.3125 Gb/s (Ethernet), 10.664 Gb/s (FEC Encoded),
10.709 Gb/s FEC, or 11.09 Gb/s EFEC. They meet all applicable SONET/SDH standards.
Compliance
• Telcordia GR-253-Core
NORTH AMERICA
:
800 498-JDSU (5378)
WORLDWIDE
:
+800 5378-JDSU
WEBSITE
:
www.jdsu.com
SD Card Testing Tutorial
In the attachment, I wrote it myself, do you think it is useful?...
651076842 51mcu
After cashing out 1.5 billion yuan, Mobike's post-80s founder left behind two unspoken rules for life
Author l Zhou ZuoluoSource l Zhou Zuoluo (ID: fangdushe520)On the evening of April 3, 2018, Mobike held a shareholders meeting regarding the acquisition by Meituan, and ultimately determined that Meit...
btty038 Talking
Three audio hardware interfaces
Three audio hardware interfaces: They are PCM (Pulse Code Modulation), IIS and AC97PCM pulse code modulation is the simplest audio interface and the easiest to implement. =The interface mainly include...
fish001 Analogue and Mixed Signal
RISC-V cross-compilation tool chain and the process of building a simulation environment
The process of building the RISCV simulator. If you have any questions, feel free to communicate.Building the RISC-V cross-compilation tool chain and building a simulation environment.School of Comput...
木犯001号 FPGA/CPLD
Circuit principle help
Dear experts, as shown in the figure below, could someone explain the principle of this circuit to me? Thank you very much. If the input signal is a sinusoidal signal, is the output a DC signal or a s...
bioger Analog electronics
Please explain how the transistor is amplified
Could you please help explain this?...
longminilove Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 549  1884  2534  1798  521  12  38  52  37  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号