2200RGG6004F2FB datasheet, PDF

2200RGG6004F2FB: DescriptionStrain Guage Sensor, Gage, 0Psi Min, 600Psi Max, 0.15%, 0-5V, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200RGG6004F2FB Overview

Strain Guage Sensor, Gage, 0Psi Min, 600Psi Max, 0.15%, 0-5V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknow
Maximum accuracy(%)	0.15%
shell	STAINLESS STEEL
Nominal offset	0V
Maximum operating temperature	50 °C
Minimum operating temperature	-20 °C
Output range	0-5V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	7/16 MALE
Maximum pressure range	600 Psi
Minimum pressure range
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	METAL CABLE GLAND
Base Number Matches	1

[ST Motor Kit Review] III. Advanced Tasks and Default Tasks: [i=s]This post was last edited by whoislj on 2018-6-25 10:02[/i] [size=4]Thanks to ST and EEworld for allowing me to participate in the evaluation of the motor kit. This post mainly talks about the di...; whoislj stm32/stm8

SDRAM VHDL, Verilog IP core with description: Absolutely practical SDRAM controller code...; wenhuawu FPGA/CPLD

Interrupt handling: I have roughly understood the principle and processing flow, but can anyone give me a specific process? That is, how can I add my own interrupt in my system?...; 123000 Embedded System

Problems encountered during ads2020 installation: I had installed the 201601 version before, but the license was not usable, so I downloaded the ads2020 version from Teacher Wu Chuanbin. After installing it according to his tutorial, I couldn't open ...; EvanF RF/Wirelessly

The main process of designing circuits using high-level languages: When designing circuits with high-level languages, the main process is as follows: VHDL stands for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language. Translated into Chinese, it...; settleinsh FPGA/CPLD

Some doubts about flash operation?: [color=#000000]1. Questions about ecc and spare area format: [/color][b][/b] The details are as follows: In the code, I saw such an operation when the system starts, calling the flash driver to read t...; ericalee Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components