EEWORLDEEWORLDEEWORLD

Part Number

Search

C450TR3041-0206

Description
Rectangular LED Rf Performance Low Forward Voltage - 3.2 V Typical at 20 mA
File Size224KB,5 Pages
ManufacturerCree
Websitehttp://www.cree.com/
Download Datasheet View All

C450TR3041-0206 Overview

Rectangular LED Rf Performance Low Forward Voltage - 3.2 V Typical at 20 mA

TR300™ LEDs
Data Sheet
CxxxTR3041-Sxx00
Cree’s TR™ LEDs are the newest generation of solid-state LED emitters that combine highly efficient InGaN materials
with Cree’s proprietary device technology and silicon carbide substrates to deliver superior value for the LCD sideview
market. The TR LEDs are among the brightest in the sideview market while delivering a low forward voltage resulting in
a very bright and highly efficient solution for the 0.6-mm and 0.8-mm sideview market. The design is optimally suited
for industry standard sideview packages as it is die attachable with clear epoxy and has two top contacts, consistent
with industry standard packaging.
FEATURES
Rectangular LED Rf Performance
− 450 & 460 nm
½
TR-30™ – 30 mW min.
Epoxy Die Attach
Low Forward Voltage - 3.2 V Typical at 20 mA
1000-V ESD Threshold Rating
APPLICATIONS
Small LCD Backlighting – 0.8 mm & 0.6 mm
sideview packages
− Mobile Appliances
− Digital Cameras
− Car Navigation Systems
Medium LCD Backlighting – 0.8 mm & 0.6 mm
sideview packages
− Portable PCs
− Monitors
LED Video Displays
General Illumination
• InGaN Junction on Thermally Conductive SiC
Substrate
CxxxTR3041-Sxx00 Chip Diagram
Top View
Bottom View
Die Cross Section
.-
CPR3DV Rev
Data Sheet:
Backside
Anode (+)
80 μm diameter
TR300 LED
300 x 410 μm
Cathode (-)
98 x 98 μm
Bottom Surface
155 x 265 μm
t = 140 μm
Subject to change without notice.
www.cree.com
1
Added a supercapacitor to the pyboardCN
[i=s]This post was last edited by dcexpert on 2018-4-7 18:06[/i] In order to test the function of RTC, a super capacitor was added to the first version of pyboardCN to power VBat. A 0.22F super capaci...
dcexpert MicroPython Open Source section
Addition and Multiplication in FPGA Design
In FPGA design, addition, subtraction, and multiplication are described using Verilog HDL language. It is very simple, directly +, -, *, without any doubt, but the bit width of the signal in the calcu...
tx_xy FPGA/CPLD
The first article introduces Ansys software
[size=2]I have played with Ansys software for a few days and found it quite interesting and helpful. Judging from the online charges, it is also good for commercial use. In the following articles, I w...
wugx Industrial Control Electronics
Altera board JTAG cannot burn program
[i=s] This post was last edited by ligongxiaobie on 2014-10-31 10:35 [/i] [color=#ff0000] Now a new phenomenon has appeared. A board can be programmed using JTAG. CONF_DONE is also set high, and the n...
ligongxiaobie FPGA/CPLD
Route Binding
Hello everyone, when I modify the route binding program, it always shows "Match Desc Req", "Non Matched", and no match is found. Can you provide me with some advice?...
林晓松 RF/Wirelessly
Is there anyone here who likes Jane Zhang’s music?
Some of them are here! Go to the 50th floor to release a series of beautiful MVs of Jane Zhang~...
richiefang Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 586  2377  475  117  1447  12  48  10  3  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号