ZPSD413A2-15L datasheet, PDF - EEWORLD Datasheet

ZPSD413A2-15L: DescriptionParallel I/O Port, 40 I/O, CMOS, CQCC68,; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，108 Pages; ManufacturerWaferscale Integration Inc.

Download Datasheet Parametric View All

ZPSD413A2-15L Overview

Parallel I/O Port, 40 I/O, CMOS, CQCC68,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Waferscale Integration Inc.
Objectid	1456662433
Reach Compliance Code	unknown
compound_id	294298870
Maximum access time	1.5e-7 ns
Other features	GENERAL PURPOSE ZPLD
maximum clock frequency	34.48 MHz
External data bus width	8
JESD-30 code	S-GQCC-J68
JESD-609 code	e0
Number of I/O lines	40
Number of ports	5
Number of terminals	68
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC68,1.0SQ
Package shape	SQUARE
Package form	CHIP CARRIER
power supply	5 V
Certification status	Not Qualified
ROM size (bits)	1024 Bits
Maximum standby current	0.00002 A
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
UV erasable	Y
uPs/uCs/peripheral integrated circuit type	PARALLEL IO PORT, GENERAL PURPOSE

The distance of zstack networking is much smaller than the data transmission distance. How to achieve long-distance networking?: There are two ideas now. One is to expand the networking distance , but it seems difficult to implement. The other is to remove the networking process, so that a certain number of nodes are connected ...; 高兴就好 RF/Wirelessly

Request a related foreign article: For graduation project, I would like to ask the experts for an English paper related to 430 1122 (if you can provide translation, please provide translation) The best is a paper, because it is short a...; 红豆十三 Microcontroller MCU

[I contribute to the Xilinx Resource Center] Xilinx Spartan 3E Starter Kit platform controls 1602 LCD program: Xilinx Spartan 3E Starter Kit platform controls 1602 LCD programLCD1602 and Intel Flash Memory on Xilinx Spartan 3E Starter Kit share four data lines. The upper four bits and lower four bits are used ...; wanghongyang FPGA/CPLD

Debugging experience - Hardware: Debugging experience - Hardware Many novices fail in their experiments due to hardware failures during the initial hardware debugging process. Therefore, all software experiments will not be able to p...; tiankai001 MCU

TMS320F28335 Study Notes - ADC Controller: [p=26, null, left][color=#333333][font=Arial][b]1.What are the working modes of ADC? [/b][/font][/color][/p][p=26, null, left][color=#333333][font=Arial]Simultaneous sampling mode and sequential sampl...; cherish Microcontroller MCU

How to implement square addition and division operations using Verilog?: To do the following operation:a, b, c, d are all real-time input variables. If all are implemented with IP cores , it will require 8 multipliers and one divider IP core.And the delay is particularly l...; godjohsn FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components