ZTX788ASTOE datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> ZTX788ASTOE

ZTX788ASTOE: DescriptionSmall Signal Bipolar Transistor, 3A I(C), 15V V(BR)CEO, 1-Element, PNP, Silicon, TO-92, 3 PIN; CategoryDiscrete semiconductor The transistor; File Size55KB，2 Pages; ManufacturerZetex Semiconductors; Websitehttp://www.zetex.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

ZTX788ASTOE Overview

Small Signal Bipolar Transistor, 3A I(C), 15V V(BR)CEO, 1-Element, PNP, Silicon, TO-92, 3 PIN

ZTX788ASTOE Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Zetex Semiconductors
package instruction	CYLINDRICAL, O-PBCY-W3
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum collector current (IC)	3 A
Collector-emitter maximum voltage	15 V
Configuration	SINGLE
Minimum DC current gain (hFE)	80
JESD-30 code	O-PBCY-W3
JESD-609 code	e3
Humidity sensitivity level	1
Number of components	1
Number of terminals	3
Package body material	PLASTIC/EPOXY
Package shape	ROUND
Package form	CYLINDRICAL
Peak Reflow Temperature (Celsius)	260
Polarity/channel type	PNP
Certification status	Not Qualified
surface mount	NO
Terminal surface	MATTE TIN
Terminal form	WIRE
Terminal location	BOTTOM
Maximum time at peak reflow temperature	40
Transistor component materials	SILICON
Nominal transition frequency (fT)	150 MHz
Maximum off time (toff)	500 ns
Maximum opening time (tons)	40 ns

Preview

Download Datasheet

View All

ZTX788ASTOE Related Products

	ZTX788ASTOE	ZTX788ASTOF	UZTX788ASTOB	UZTX788ASTOA
Description	Small Signal Bipolar Transistor, 3A I(C), 15V V(BR)CEO, 1-Element, PNP, Silicon, TO-92, 3 PIN	Small Signal Bipolar Transistor, 3A I(C), 15V V(BR)CEO, 1-Element, PNP, Silicon, TO-92, 3 PIN	Small Signal Bipolar Transistor, 3A I(C), 15V V(BR)CEO, 1-Element, PNP, Silicon, TO-92, 3 PIN	Small Signal Bipolar Transistor, 3A I(C), 15V V(BR)CEO, 1-Element, PNP, Silicon, TO-92, 3 PIN
Is it Rohs certified?	conform to	conform to	conform to	conform to
package instruction	CYLINDRICAL, O-PBCY-W3	TO-92, 3 PIN	CYLINDRICAL, O-PBCY-W3	CYLINDRICAL, O-PBCY-W3
Reach Compliance Code	unknown	not_compliant	unknown	unknown
ECCN code	EAR99	EAR99	EAR99	EAR99
Maximum collector current (IC)	3 A	3 A	3 A	3 A
Collector-emitter maximum voltage	15 V	15 V	15 V	15 V
Configuration	SINGLE	SINGLE	SINGLE	SINGLE
Minimum DC current gain (hFE)	80	80	80	80
JESD-30 code	O-PBCY-W3	O-PBCY-W3	O-PBCY-W3	O-PBCY-W3
JESD-609 code	e3	e3	e3	e3
Humidity sensitivity level	1	1	1	1
Number of components	1	1	1	1
Number of terminals	3	3	3	3
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Package shape	ROUND	ROUND	ROUND	ROUND
Package form	CYLINDRICAL	CYLINDRICAL	CYLINDRICAL	CYLINDRICAL
Peak Reflow Temperature (Celsius)	260	260	260	260
Polarity/channel type	PNP	PNP	PNP	PNP
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
surface mount	NO	NO	NO	NO
Terminal surface	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN
Terminal form	WIRE	WIRE	WIRE	WIRE
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	40	40	40	40
Transistor component materials	SILICON	SILICON	SILICON	SILICON
Nominal transition frequency (fT)	150 MHz	150 MHz	150 MHz	150 MHz
Maximum off time (toff)	500 ns	500 ns	500 ns	500 ns
Maximum opening time (tons)	40 ns	40 ns	40 ns	40 ns
Maker	Zetex Semiconductors	-	Zetex Semiconductors	Zetex Semiconductors

Recommended Resources

NOT gate control circuit

Stereo FM Demodulator Circuit

UM3758-108A/AM decoding circuit

555 low power timing switch circuit

555 waving hand to stop the alarm electronic clock circuit

Try DE1-SoC: [i=s]This post was last edited by 574433742 on 2015-5-11 00:38[/i] [align=center][/align] [align=center][size=4][color=#0000ff]Figure 0-0: DE1-SoC[/color][/size][/align] [size=3] I have had the DE1-So...; 574433742 FPGA/CPLD

How to use MSP430 hardware I2C - Taking BH1710 and AT24C02 as examples: Hardware I2CFinally, the controller was tuned. I have been hitting a dead end these days. In fact, the best reference is the one provided by TI . The code refers to the User's Guide and Application No...; fish001 Microcontroller MCU

What to do if there is no parallel port download cable!!!: I am using Zhou Ligong's EasyFPGA030, which only supports parallel port downloading. But I don't have a parallel port download cable, and neither does my laptop or my classmates! Do I have to spend te...; cobble1 FPGA/CPLD

Linux-2.6.18 kernel transplantation and root file system creation (simple): linux-2.6.18 kernel transplantation and root file system creation (simple) 1. Go to http://www.kernel.org to download the kernel. The following takes linux-2.6.18.tar.bz2 as an example. ]# vi arch/arm...; donote Linux and Android

There are two codes. The first one shows 0, and the second one shows 8.: #include#define uint unsigned int #define uchar unsigned char sbit duan=P2^6; //Declare the latch end of U1 latch sbit wei=P2^7; //Declare the latch end of U2 latch void main() { wei=1; //Open U2 latc...; 大赛 Embedded System

Modelsim SE added Altera library still not working: The problem is this: I added the Altera library to Modelsim SE and can see it. But when calling Modelsim SE for simulation in Quartus, the default library is still the work library, and a lot of Alter...; gddxz FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components