HC49-3H/334DFFREQ1 datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> HC49-3H/334DFFREQ1

HC49-3H/334DFFREQ1: DescriptionParallel - Fundamental Quartz Crystal, 3.51MHz Min, 4MHz Max; CategoryPassive components Crystal/resonator; File Size47KB，1 Pages; ManufacturerGolledge Electronics; Websitehttp://www.golledge.com/; Environmental Compliance

Download Datasheet Parametric View All

HC49-3H/334DFFREQ1 Overview

Parallel - Fundamental Quartz Crystal, 3.51MHz Min, 4MHz Max

HC49-3H/334DFFREQ1 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Golledge Electronics
Reach Compliance Code	compliant
Other features	TAPE AND REEL
Ageing	3 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.003%
frequency tolerance	30 ppm
load capacitance	16 pF
Manufacturer's serial number	HC49-3H
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	4 MHz
Minimum operating frequency	3.51 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
physical size	L11.05XB4.65XH2.5 (mm)/L0.435XB0.183XH0.098 (inch)
Series resistance	150 Ω
surface mount	NO

Preview

Download Datasheet

View All

Low Profile Crystal

HC49-4H & HC49-3H

Specifications

HC49-4H: 3.5mm maximum height

HC49-3H: 2.5mm maximum height

Parameters

Package:

2.50

(max)

0.43Ø

12.00

(min)

12.00

(min)

Product

HC49-4H

HC49-3H

Option

Code

HC49-4H

HC49-3H

3.50*

(max)

0.43Ø

Frequency range:

1.0MHz

3.2768 ~ 90.0MHz

3.579 ~ 90.0MHz

Calibration tolerance:

±20ppm

±30ppm

±50ppm

Other values (±10ppm ~ ±100ppm)

±30ppm

±50ppm

±100ppm

Other values (±10ppm ~ ±100ppm)

specify

4.88

4.65

11.05

4.88

4.65

11.05

Temperature stability:

HC49-4H

*1.0MHz HC49-4H height is 4.00 (max)

HC49-3H

Scale 1:1

Features

Industry standard HC49 footprint

Fundamental mode available up to 50.0MHz

Comprehensive stock of standard frequencies

Low profile for close board stacking

Operating temperature range:

-10 to +60°C

-20 to +70°C

-30 to +80°C

-40 to +85°C

Other values

Circuit condition:

12pF

16pF

18pF

20pF

30pF

Other values

Fundamental

3rd overtone

Oscillation mode:

Equivalent series resistance (max):

3000 (1.0MHz)

200 (>3.2 ~ 3.5MHz)

150 (>3.5 ~ 4.0MHz)

120 (>4.0 ~ 4.4MHz)

100 (>4.4 ~ 7.0MHz)

70 (>7.0 ~ 10.0MHz)

50 (>10.0 ~ 50.0MHz, fund)

100 (>25.0 ~ 90.0MHz, 3rd OT)

Static capacitance (C

Ageing:

7pF max

±3ppm max first year

100µW

Test drive level:

Standard.

Optional - Please specify required code(s) when ordering

Ordering Information

Product name + frequency + specification code

eg:

HC49-4H/351DF 18.4320MHz

30/50/10/16-F

HC49-3H/232S3 48.0MHz

20/30/20/S-3

Insulating washers and mounting clips available. See our website

for details.

Available on T&R - 1k pcs per reel.

Centre ground lead available on request.

Refer to our website for T&R and soldering details.

IMPORTANT: Not normally available in small quantities of

non-standard frequencies. Please check with us before ordering.

Tel:

+44 1460 256 100

03 Oct 2011

Fax:

+44 1460 256 101

E-mail:

sales@golledge.com

Web:

www.golledge.com

Recommended Resources

Three-terminal adjustable DC voltage stabilized power supply circuit

Timing power supply socket circuit controlled by dual electronic meters

TDA2270 power amplifier circuit

Digital/LCD bar graph dual display digital multimeter circuit composed of T5C818

Main circuit schematic diagram of high voltage power supply

875p computer motherboard circuit diagram_064

Help, about converting hexadecimal to numeric value (LIS25BA): How is the hexadecimal in the middle converted to the signed value on the right? My question is mainly about the third line. I think F44C is -2996 after conversion. If the manual is correct, how shoul...; 一个小白 MEMS sensors

【Low Power】Application Design of High-Speed and Low-Power FPGA: ...; 常见泽1 FPGA/CPLD

[AN-776 Application Note] Dual-Channel AD9981 Design Guidelines for UXGA Solutions: Introduction: With the AD9981, pixel clock rates exceeding 11-MHZ can be achieved using a two-chip "ping-pong" configuration....; EEWORLD社区 ADI Reference Circuit

xilinx FPGA LUT?: Does the LUT in Xilinx FPGA have a clock input pin?...; eeleader FPGA/CPLD

How to burn TMS320F28027 into FLASH using ccs5.2: How to burn TMS320F28027 into FLASH using ccs5.2...; jeffCXL DSP and ARM Processors

FPGA realizes digital tube counting: [i=s]This post was last edited by littleshrimp on 2021-12-18 15:52[/i]The function is similar to the counter in the mall where you can get a gold bar if you press the button for 10 seconds. Since ther...; littleshrimp Domestic Chip Exchange

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components