EEWORLDEEWORLDEEWORLD

Part Number

Search

RSB6RP24140416

Description
20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
CategoryThe connector   
File Size172KB,3 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

RSB6RP24140416 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

RSB6RP24140416 Parametric

Parameter NameAttribute value
Objectid2140513649
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL0
Other features94V-2, POLYPROPYLENE
Fastening methodSCREW
Installation typeBOARD
Number of layers1
Rows1
Number of channels24
Rated current20 A
Rated voltage300 V
safety certificateUL
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge14 AWG
C2000 CLA FAQ: Memory Access
33. Does the CLA have access to all memory on the device? The CLA can use specific blocks on the device.CLA Program Memory On Piccolo (2803x and 2806x), this is a 4k x 16 block, single cycle (no wait ...
fish001 Microcontroller MCU
Can someone please tell me what the components in the picture are?
Could you tell me what the two long strips in the photo are? The glass one has three legs, is it a reed switch? What about the black one?...
chureb Analog electronics
Implementing the Internet of Things with Bluetooth 4.2
[backcolor=white][color=#000000] In many wireless IoT devices, such as wearable electronics and battery-powered or self-powered sensors, it is critical to keep power consumption to a minimum. Some of ...
Aguilera RF/Wirelessly
I thought of this from the debug Systick experiment
[i=s] This post was last edited by leo121 on 2014-4-3 21:48 [/i] Friends who have done the SysTick experiment should have the impression that when calling the delay() function, after the program execu...
leo121 stm32/stm8
CRC check problem in ppp protocol
I am currently developing a widget whose function is to dial 16300 to access the Internet and send UDP data packets. 03 7D 23 7D 21 F9 88 7E The data received from MODEM is: 7E FF 7D 23 C0 21 7D 21 3A...
第八个音符 Embedded System
ddr2 high performance IP error
I am working on a project that uses the DDR2 IP CORE. In SOPC, I can successfully generate the SOPC system, but the following error occurs when compiling the entire Q2 project. I hope everyone can hel...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 334  2817  531  2422  500  7  57  11  49  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号