2200BG6F00JF2SA datasheet, PDF

2200BG6F00JF2SA: DescriptionStrain Guage Sensor, Gage, -15Psi Min, 45Psi Max, 0.25%, 4-20mA, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200BG6F00JF2SA Overview

Strain Guage Sensor, Gage, -15Psi Min, 45Psi Max, 0.25%, 4-20mA, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknow
Maximum accuracy(%)	0.25%
shell	STAINLESS STEEL
Nominal offset	4MA
Maximum operating temperature	50 °C
Minimum operating temperature	-20 °C
Output range	4-20mA
Output type	ANALOG CURRENT
Package Shape/Form	CYLINDRICAL
port type	9/16 MALE WITH SNUBBER
Maximum pressure range	45 Psi
Minimum pressure range	-15 Psi
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	7 V
Termination type	METAL CABLE GLAND
Base Number Matches	1

Regular post No. 5 Integrated post No. 2: Frequency measurement is very erratic: I took a three-day holiday in the middle, and this week just passed. The progress of this week is embarrassing. I tried to integrate the LM311 and 51 frequency counters together. The expected effect i...; 辛昕 51mcu

100 points What are the key technologies and steps required to develop a GPS navigator under arm9?: The task is to develop a ship GPS navigator under ARM9. You can choose between WINCE and Linux operating systems (preferably Linux). Please tell me the specific development process and key technologie...; 464429412 ARM Technology

【Design Tools】Xilinx Virtex6 ML605 Development Board Schematic PCB: Xilinx Virtex6 ML605 development board schematic PCB recommendation!! Schematic: ml605_schematics.pdf 48 pages PCB (Allegro format): ML605_brd_091909.brd 16 layers...; GONGHCU FPGA/CPLD

DSP Watchdog: Question from a friend in the group: Has anyone used max706 to make a DSP watchdog reset circuit? I encountered a very strange problem. The board works without max706, but it doesn't work after adding...; 安_然 DSP and ARM Processors

Basic question: Comprehensive question about for in Verilog: reg [7:0] row1 [33:0]; // 34 byte RAM reg [5:0] index; // used as variable in shifting operation for(index=0;index<34;index=index+1) row1[index] <= 8'b0; Question: ①Can this statement be synthesized? ...; eeleader FPGA/CPLD

Look at this simple boost circuit: [color=#000000]This circuit can use an AA or AAA battery to drive a low-power white LED. The frequency is tested to be 300K. Let's analyze its principle. [/color] [color=#000000] [/color] [color=#0000...; xinli Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components