10-100-9700-210,FREQ datasheet, PDF

10-100-9700-210,FREQ: DescriptionSine Output Oscillator, 361MHz Min, 720MHz Max,; CategoryPassive components oscillator; File Size106KB，2 Pages; ManufacturerSmiths Group

Download Datasheet Parametric View All

10-100-9700-210,FREQ Overview

Sine Output Oscillator, 361MHz Min, 720MHz Max,

Parameter Name	Attribute value
Reach Compliance Code	unknow
Other features	AT CUT CRYSTAL
Frequency Adjustment - Mechanical	YES
frequency stability	30%
Installation features	CHASSIS MOUNT
Maximum operating frequency	720 MHz
Minimum operating frequency	361 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	SINE
Output level	5.6568 V
physical size	46.99mm x 33.782mm x 12.7mm
Maximum supply voltage	18 V
Minimum supply voltage	12 V
surface mount	NO
Base Number Matches	1

TI interview experience found on the Internet: [i=s] This post was last edited by dontium on 2015-1-23 13:34 [/i] TI interview experience found on the Internet...; 安_然 Analogue and Mixed Signal

TED Talk Collection: Raul. Midon. Sings "World Peace": How does this guitar play? The song that was sung at TED was not particularly good, and it was mainly just a guitar playing and singing by myself. Don’t waste your time if you’re not interested. I jus...; wangfuchong Talking

【ccs new project error】: [i=s]This post was last edited by jonny0811 on 2015-11-4 22:58[/i] I am a beginner in DSP. I created a new project with empty c using ccs5 and copied the library files (common, header) to the workplac...; jonny0811 Microcontroller MCU

Seven Steps to Successful Ultra-Low Light Signal Conversion: Photodiodes remain the basic choice among solid-state detectors for light detection (Figure 1). Photodiodes are widely used in optical communications and medical diagnostics. Other applications includ...; dontium ADI Reference Circuit

【FPGA Basic Technical Issues】Breakthrough in FPGA Design Performance: 1. Make full use of embedded (dedicated) resources üDSP48, PowerPC processor, EMAC, MGT, 　FIFO, block RAM, ISERDES, and OSERDES, etc. 2. Pursue excellent coding style üUse synchronous design methodolo...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components