8545BGT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> logic> 8545BGT

8545BGT: Description8545 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20; Categorysemiconductor logic; File Size296KB，15 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric Compare View All

8545BGT Overview

8545 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20

8545BGT Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	20
Maximum operating temperature	70 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	3.46 V
Minimum supply/operating voltage	3.14 V
Rated supply voltage	3.3 V
Processing package description	6.50 X 4.40 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
packaging shape	RECTANGULAR
Package Size	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.6500 mm
terminal coating	MATTE TIN
Terminal location	DUAL
Packaging Materials	PLASTIC/EPOXY
Temperature level	COMMERCIAL
series	8545
Output characteristics	3-ST
Enter conditions	MUX
Logic IC type	LOW SKEW CLOCK DRIVER
Number of inverted outputs	0.0
Real output number	4
propagation delay TPD	3.6 ns
Maximum same-side bending	0.0400 ns

Preview

Download Datasheet

View All

LOW SKEW, 1-TO-4 LVCMOS/LVTTL-TO-LVDS

FANOUT BUFFER

Datasheet

8545

Description

The 8545 is a low skew, high performance 1-to-4

LVCMOS/LVTTL-to-LVDS Clock Fanout Buffer. Utilizing Low Voltage

Differential Signaling (LVDS) the 8545 provides a low power, low

noise, solution for distributing clock signals over controlled

impedances of 100. The 8545 accepts a LVCMOS/LVTTL input

level and translates it to 3.3V LVDS output levels.

Guaranteed output and part-to-part skew characteristics make the

8545 ideal for those applications demanding well defined

performance and repeatability.

Features

•

Four differential LVDS output pairs

Two LVCMOS/LVTTL clock inputs to support redundant

or selectable frequency fanout applications

Maximum output frequency: 650MHz

Translates LVCMOS/LVTTL input signals to LVDS levels

Output skew: 40ps (maximum)

Part-to-part skew: 500ps (maximum)

Propagation delay: 3.6ns (maximum)

Additive phase jitter, RMS: 0.13ps (typical)

Full 3.3Vsupply mode

0°C to 70°C ambient operating temperature

Available in lead-free (RoHS 6) package

Block Diagram

CLK_EN

Pullup

CLK1

Pulldown

CLK2

Pulldown

CLK_SEL

Pulldown

Pullup

Pin Assignment

GND

CLK_EN

CLK_SEL

CLK1

CLK2

GND

8545

20-Lead TSSOP

6.5mm x 4.4mm x 0.925

package body

G Package

Top View

Revision E, January 5, 2016

8545BGT Related Products

	8545BGT	8545BG	8545BGLFT	ICS8545BGLF
Description	8545 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20	8545 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20	8545 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20	8545 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
Number of functions	1	1	1	1
Number of terminals	20	20	20	20
Maximum operating temperature	70 Cel	70 Cel	70 Cel	70 Cel
Minimum operating temperature	0.0 Cel	0.0 Cel	0.0 Cel	0.0 Cel
Maximum supply/operating voltage	3.46 V	3.46 V	3.46 V	3.46 V
Minimum supply/operating voltage	3.14 V	3.14 V	3.14 V	3.14 V
Rated supply voltage	3.3 V	3.3 V	3.3 V	3.3 V
Processing package description	6.50 X 4.40 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20	6.50 X 4.40 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20	6.50 X 4.40 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20	6.50 X 4.40 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20
Lead-free	Yes	Yes	Yes	Yes
EU RoHS regulations	Yes	Yes	Yes	Yes
state	ACTIVE	ACTIVE	ACTIVE	ACTIVE
packaging shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package Size	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mount	Yes	Yes	Yes	Yes
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal spacing	0.6500 mm	0.6500 mm	0.6500 mm	0.6500 mm
terminal coating	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN
Terminal location	DUAL	DUAL	DUAL	DUAL
Packaging Materials	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
series	8545	8545	8545	8545
Output characteristics	3-ST	3-ST	3-ST	3-ST
Enter conditions	MUX	MUX	MUX	MUX
Logic IC type	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER
Number of inverted outputs	0.0	0.0	0.0	0.0
Real output number	4	4	4	4
propagation delay TPD	3.6 ns	3.6 ns	3.6 ns	3.6 ns
Maximum same-side bending	0.0400 ns	0.0400 ns	0.0400 ns	0.0400 ns

Recommended Resources

AM demodulator circuit diagram

cyclic analog-to-digital converter

Special amplifier circuit for special galvanic couple working with single power supply

DC ammeter wiring method

photosensitive oscillator circuit

555 radio calling system coding transmitter circuit

Graduate students seeking internship opportunities: [size=6][color=navy] I have been exposed to C51 and MSP430, and can write simple 51 programs, but it is difficult to write complex projects. I sincerely hope that the relevant company can take me in. ...; sswszdan Microcontroller MCU

MCU Group: MCU Group 62661464...; zzwy Embedded System

Domestic enterprises emphasize their own characteristics - BCD technology becomes a breakthrough: Since domestic IC manufacturing enterprises are relatively weak, it is particularly important to choose the right breakthrough point in the process of technological innovation. Market prospects, R&D c...; 雪山飞狐 Power technology

[Help] How to generate *.hex file in IAR?: Thank you....; njzgw Microcontroller MCU

ISE 13.1 cannot create a vhdl testbench: First time using it, I saw on the internet that it says to create a testbench waveform, but 13.1 does not have this option, only vhdl testbench, and after creating it, the suffix is .vhd, not .tbw. I ...; yachtman FPGA/CPLD

Graduation thesis topic: I am a senior student and I have started to work on my graduation project. My graduation project instructor has set the following restrictions on the topic: 1. Develop on Windows CE platform 2. It is ...; hudoudou Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components