UT69151RTEWCC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> UT69151RTEWCC

UT69151RTEWCC: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP140, QFP-140; CategoryThe embedded processor and controller Microcontrollers and processors; File Size920KB，119 Pages; ManufacturerCobham Semiconductor Solutions

Download Datasheet Parametric Compare View All

UT69151RTEWCC Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP140, QFP-140

UT69151RTEWCC Parametric

Parameter Name	Attribute value
Maker	Cobham Semiconductor Solutions
package instruction	GQFF,
Reach Compliance Code	unknown
Address bus width	16
boundary scan	YES
maximum clock frequency	24 MHz
letter of agreement	MIL STD 1553B
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-CQFP-F140
length	37.338 mm
low power mode	YES
Number of serial I/Os	2
Number of terminals	140
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	GQFF
Package shape	RECTANGULAR
Package form	FLATPACK, GUARD RING
Certification status	Not Qualified
Maximum seat height	3.048 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	0.635 mm
Terminal location	QUAD
width	34.544 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

Standard Products

UT69151 SµMMIT

RTE

Product Handbook

June 1999

FEATURES

Comprehensive MIL-STD-1553 dual redundant Remote

Terminal (RT) with integrated bus transceivers, Memory,

and Memory Management Unit (MMU)

MIL-STD-1553B, Notice II RT

- Internal command illegalization

- 16-bit read/write time-tag with user-defined resolution

- Subaddress data buffering

Programmable interrupt architecture with automatic

interrupt logging available

Autonomous operation

- External initialization bus

- Ideal for low cost remote terminals

Internal Memory Management Unit (MMU) interfaces host

subsystem to 64Kbit SRAM

- Wait state and zero-wait state configurations

Built-In Test capability

Supports IEEE Standard 1149.1 (JTAG)

Flexible power supply configurations

- +5-volt only operation

Flexible packaging offering:

- 139-pin pingrid array (PGA)

- 140-lead flatpack

- 132-lead flatpack

Standard Microcircuit Drawing 5962-98587

MODE

STATUS

JTAG

INTERRUPTS

CHA

TRANSCEIVER

CHA

DATA

SµMMIT

Protocol

Handler

CHB

TRANSCEIVER

CHB

MEMORY

MMU

INTERFACE

CONTROL

Auto-Init Bus

ADDRESS

REMOTE

TERMINAL

ADDRESS

Figure 1. UT69151 SµMMIT RTE Block Diagram

2.1.2 Operational Status Register (Read/Write) - Register 1

This register reflects pertinent status information for the SµΜΜIT RTE and is not reset to 0000 (hex) on MRST. Instead, the register

reflects the actual stimulus applied to input pins RTA(4:0), RTPTY, A/B STD, and LOCK. Assertion of the LOCK input prevents

the modification of the remote terminal address, mode selects, and A or B Standard. In this case, a write to this register’s most

significant nine bits is meaningless. If LOCK is negated, a read of this register reflects the information written into this register’s

most significant nine bits.

Note: To make changes to the SµΜΜIT RTE and this register, the STEX bit (Bit 15 in Register 0) must be logic zero.

Bit

Mnemonic

Description

Number

RTA4

Terminal Address Bit 4. This bit is the most significant bit of the remote terminal address.

This bit is latched on the rising edge of MRST and is a read only bit if the LOCK pin is

active.

Terminal Address Bit 3. This bit is Bit 3 of the remote terminal address. This bit is latched

on the rising edge of MRST and is a read only bit if the LOCK pin is active.

Terminal Address Bit 2. This bit is Bit 2 of the remote terminal address. This bit is latched

on the rising edge of MRST and is a read only bit if the LOCK pin is active.

Terminal Address Bit 1. This bit is Bit 1 of the remote terminal address. This bit is latched

on the rising edge of MRST and is a read only bit if the LOCK pin is active.

Terminal Address Bit 0. This bit is the least significant bit of the remote terminal address.

This bit is latched on the rising edge of MRST and is a read only bit if the LOCK pin is

active.

Terminal Address Parity Bit. This bit is appended to the remote terminal address bus

(RTA(4:0)) to supply odd parity. The SµΜΜIT RTE requires odd parity for proper

operation. This bit is latched on the rising edge of MRST and is a read only bit if the

LOCK pin is active.

Always set this bit to logical zero.

Always set this bit to logical one.

Military Standard 1553A or 1553B Standard. This bit determines whether the SµΜΜIT

RTE will be set to operate under MIL-STD-1553A or B. Assertion of this bit enables the

XMTSW bit (Bit 0 of the Control Register). Negation of this bit automatically allows the

SµΜΜIT RTE to operate under the MIL-STD-1553B protocol. This bit is latched on the

rising edge of MRST and is a read only bit if the LOCK pin is active. See section 2.9 for

further definition.

LOCK Pin. This read-only bit reflects the inverted state of input pin LOCK and is latched

on the rising edge of MRST.

AUTOEN Pin. This read-only bit reflects the inverted state of input pin AUTOEN.

Assertion of this input enables SµΜΜIT RTE auto-initialization.

SSYSF Pin. This read-only bit reflects the inverted state of the input pin SSYSF.

SµΜΜIT RTE Executing. This read-only bit indicates whether the SµΜΜIT RTE is

presently executing or whether it is idle. A logic one indicates that the SµΜΜIT RTE is

executing; logic zero indicates that the SµΜΜIT RTE is idle.

Terminal Address Parity Fail. This bit indicates the observance of a terminal address parity

error. The SµΜΜIT RTE checks for odd parity. This read only bit reflects the parity of

Operational Status Register bits 15-10, and is latched on the rising edge of MRST.

RTA3

RTA2

RTA1

RTA0

RTPTY

N/A

Logical one

A/B STD

LOCK

AUTOEN

SSYSF

TAPF

SµMMIT RTE

UT69151RTEWCC Related Products

	UT69151RTEWCC	UT69151RTE-GCX	UT69151RTE-GCC	UT69151RTE-WCC	UT69151RTE-WPC
Description	Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP140, QFP-140	Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CPGA139, PGA-139	2 CHANNEL(S), 1Mbps, MIL-STD-1553 CONTROLLER, CPGA139, PGA-139	2 CHANNEL(S), 1Mbps, MIL-STD-1553 CONTROLLER, CQFP140, QFP-140	Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP140, QFP-140
package instruction	GQFF,	PGA,	PGA,	GQFF,	GQFF,
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown
Address bus width	16	16	16	16	16
boundary scan	YES	YES	YES	YES	YES
maximum clock frequency	24 MHz	24 MHz	24 MHz	24 MHz	24 MHz
letter of agreement	MIL STD 1553B	MIL STD 1553B	MIL STD 1553B	MIL STD 1553B	MIL STD 1553B
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)	BIPH-LEVEL(MANCHESTER)	BIPH-LEVEL(MANCHESTER)	BIPH-LEVEL(MANCHESTER)	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps	0.125 MBps	0.125 MBps	0.125 MBps	0.125 MBps
External data bus width	16	16	16	16	16
JESD-30 code	R-CQFP-F140	R-CPGA-P139	R-CPGA-P139	R-CQFP-F140	R-CQFP-F140
length	37.338 mm	35.56 mm	35.56 mm	37.338 mm	37.338 mm
low power mode	YES	YES	YES	YES	YES
Number of serial I/Os	2	2	2	2	2
Number of terminals	140	139	139	140	140
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	GQFF	PGA	PGA	GQFF	GQFF
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK, GUARD RING	GRID ARRAY	GRID ARRAY	FLATPACK, GUARD RING	FLATPACK, GUARD RING
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.048 mm	3.048 mm	3.048 mm	3.048 mm	3.048 mm
Maximum supply voltage	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	FLAT	PIN/PEG	PIN/PEG	FLAT	FLAT
Terminal pitch	0.635 mm	2.54 mm	2.54 mm	0.635 mm	0.635 mm
Terminal location	QUAD	PERPENDICULAR	PERPENDICULAR	QUAD	QUAD
width	34.544 mm	33.02 mm	33.02 mm	34.544 mm	34.544 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Maker	Cobham Semiconductor Solutions	-	Cobham Semiconductor Solutions	Cobham Semiconductor Solutions	Cobham Semiconductor Solutions
Parts packaging code	-	PGA	PGA	QFP	QFP
Contacts	-	139	139	140	140

Recommended Resources

Used for LOGO! Scraper control circuit a

Telephone automatic trial dialing controller circuit diagram

Lithium battery charger circuit

High performance audio signal oscillator

Video amplifier circuit: Video amplifier board-6

【Play games and experience Easy Power】: Let me celebrate first, I got 100 points, see the picture above.My experience with the EasyPower supply: The EasyPower supply is small in size and saves space; It is very powerful and efficient; The e...; 一个小白 Analogue and Mixed Signal

Can anyone tell me what model it is? Please help: Can anyone tell me what model it is? Please help...; 米斯特Liu PCB Design

Friends of the Electronic Design Competition, please join the group: [i=s] This post was last edited by paulhyde on 2014-9-15 09:19 [/i] If you are interested, please join group: 39854750 to participate in the discussion of the electronic design competition :)...; ueiia Electronics Design Contest

Current status of wireless charging technology: [i=s]This post was last edited by qwqwqw2088 on 2017-9-29 08:40[/i] [size=4] The wireless charging technology for electric vehicles is becoming more and more mature, but in actual applications, there ...; qwqwqw2088 Energy Infrastructure?

Lumen learning notes 9 Network remote control development board successful: I finally achieved remote control, which is basically what I wanted to achieve in my application topic, but it is still far from perfect. At least I haven’t fully understood this routine yet, and I st...; ddllxxrr Microcontroller MCU

How to implement hardware data flow control of MSP430 serial port: How to implement the hardware data flow control of the MSP430 serial port? I am using MSP430F5510 and do not see any hardware flow control pins. Can it be implemented using the MOSI or MISO pins?...; winter2011 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components