EEWORLDEEWORLDEEWORLD

Part Number

Search

V54C3128404VCLC6E

Description
Synchronous DRAM, 32MX4, 5.4ns, CMOS, PBGA54, FBGA-54
Categorystorage    storage   
File Size681KB,56 Pages
ManufacturerProMOS Technologies Inc
Download Datasheet Parametric View All

V54C3128404VCLC6E Overview

Synchronous DRAM, 32MX4, 5.4ns, CMOS, PBGA54, FBGA-54

V54C3128404VCLC6E Parametric

Parameter NameAttribute value
MakerProMOS Technologies Inc
Parts packaging codeBGA
package instructionFBGA-54
Contacts54
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PBGA-B54
length8 mm
memory density134217728 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals54
word count33554432 words
character code32000000
Operating modeSYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
organize32MX4
Package body materialPLASTIC/EPOXY
encapsulated codeVFBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, VERY THIN PROFILE, FINE PITCH
Certification statusNot Qualified
Maximum seat height1 mm
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
width8 mm
V54C3128(16/80/40)4VC
128Mbit SDRAM
3.3 VOLT, TSOP II / BGA PACKAGE
8M X 16, 16M X 8, 32M X 4
5
System Frequency (f
CK
)
Clock Cycle Time (t
CK3
)
Clock Access Time (t
AC3
) CAS Latency = 3
Clock Access Time (t
AC2
) CAS Latency = 2
200 MHz
6 ns
4.5 ns
4.5 ns
6
166 MHz
6 ns
5.4 ns
5.4 ns
7PC
143 MHz
7 ns
5.4 ns
5.4 ns
7
143 MHz
7 ns
5.4 ns
6 ns
Features
4 banks x 4Mbit x 16 organization
4 banks x 8Mbit x 8 organization
4 banks x16Mbit x 4 organization
High speed data transfer rates up to 166 MHz
Full Synchronous Dynamic RAM, with all signals
referenced to clock rising edge
Single Pulsed RAS Interface
Data Mask for Read/Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 3
Programmable Wrap Sequence: Sequential or
Interleave
Programmable Burst Length:
1, 2, 4, 8, and full page for Sequential Type
1, 2, 4, 8 for Interleave Type
Multiple Burst Read with Single Write Operation
Automatic and Controlled Precharge Command
Random Column Address every CLK (1-N Rule)
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 4096 cycles/64 ms
Available in 54 Pin TSOP II, 54 Ball BGA, 60 Ball
BGA
LVTTL Interface
Single +3.3 V
±0.3
V Power Supply
Description
The V54C3128(16/80/40)4VC is a four bank Syn-
chronous DRAM organized as 4 banks x 4Mbit x 16,
4 banks x 8Mbit x 8, or 4 banks x 16Mbit x 4. The
V54C3256(16/80/40)4VC achieves high speed data
transfer rates up to 200 MHz by employing a chip
architecture that prefetches multiple bits and then
synchronizes the output data to a system clock
All of the control, address, data input and output
circuits are synchronized with the positive edge of
an externally supplied clock.
Operating the four memory banks in an inter-
leaved fashion allows random access operation to
occur at higher rate than is possible with standard
DRAMs. A sequential and gapless data rate of up to
200 MHz is possible depending on burst length,
CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
0°C to 70°C
-40°C to 85°C
-40°C to 125°C
Package Outline
J/K/I
Access Time (ns)
5
Power
7
6
7PC
Std.
L
Temperature
Mark
Blank
I
E
V54C3128(16/80/40)4VC Rev. 1.1 October 2007
1
Can two LDOs be connected in parallel?
Are the two LDOs in the picture connected in parallel? What is the purpose of this connection? Teachers, please explain what the connection method of these two LT1764A means...
Knight97538 Power technology
Learning PLC
I'm in urgent need of help. I graduated with a degree in computer science. My company is planning to transfer me to work in technology. I'm working on PLC now. I have some help from technicians, but t...
oneforlove Embedded System
Programmer's version of "Struggle"
[font=Tahoma][size=4][color=#0000ff]Introduction· · · · · · · [/color][/size][/font] [font=Tahoma][size=4][color=#0000ff] This book describes the growth path of programmers like Jueying, which is divi...
37°男人 TI Technology Forum
Single chip microcomputer and intercom
How to load the digital signal output by the microcontroller into the intercom and transmit it? Or should the digital signal be converted before loading? What format should it be converted into?...
xiaoyuxiaoer MCU
document
How do I open a .scm file?...
我的半岛铁盒 Industrial Control Electronics
I need an answer from an expert!!! Can the dsp28027launchpad made by Ti be used directly?
Can the dsp28027launchpad made by Ti be used directly without any external connection? The board I am using now is made by a university teacher. It has been unable to connect to the emulator. I have b...
huangyiqian1000 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2393  2769  434  495  715  49  56  9  10  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号