82V3001APVG8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 82V3001APVG8

82V3001APVG8: DescriptionWAN PLL WITH SINGLE REFERENCE INPUT; File Size391KB，28 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

82V3001APVG8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	82V3001APVG8	-	-	View	Buy Now

82V3001APVG8 Overview

WAN PLL WITH SINGLE REFERENCE INPUT

Preview

Download Datasheet

View All

WAN PLL WITH SINGLE

REFERENCE INPUT

FEATURES

• Supports AT&T TR62411 and Telcordia GR-1244-CORE Stra-

tum 4 Enhanced and Stratum 4 timing for DS1 interfaces

• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 tim-

ing for E1 interface

• Selectable input reference signal: 8 kHz, 1.544 MHz or 2.048

MHz

• Provides eight types of clock signals: C1.5o,

C3o,

C2o,

C4o,

C6o, C8o,

C16o

and

C32o

• Provides six types of 8 kHz framing pulses:

F0o,

F8o,

F16o,

F32o,

RSP and TSP

• Holdover frequency accuracy of 0.025 ppm

• Phase slope of 5 ns/125 µs

•

IDT82V3001A

Attenuates wander from 2.1 Hz

Fast Lock mode

Provides Time Interval Error (TIE) correction

MTIE of 600 ns

JTAG boundary scan

Holdover status indication

Freerun status indication

Normal status indication

Lock status indication

3.3 V operation with 5 V tolerant I/O

Package available: 56-pin SSOP (Green option available)

DESCRIPTION

The IDT82V3001A is a WAN PLL with single reference input. It

contains a Digital Phase-Locked Loop (DPLL), which generates ST-BUS

clocks and framing signals that are phase locked to a 2.048 MHz, 1.544

MHz or 8 kHz input reference.

The IDT82V3001A provides eight types of clock signals (C1.5o,

C3o,

C6o, C2o,

C4o,

C8o,

C16o, C32o)

and six types of framing signals (F0o,

F8o,

F16o, F32o,

RSP, TSP) for the multitrunk T1 and E1 primary rate

transmission links.

The IDT82V3001A is compliant with AT&T TR62411, Telcordia GR-

1244-CORE Stratum 4 Enhanced and Stratum 4, ETSI ETS 300 011. It

meets the jitter/wander tolerance, jitter/wander transfer, intrinsic jitter/

wander, frequency accuracy, capture range, phase change slope,

holdover frequency accuracy and MTIE (Maximum Time Interval Error)

requirements for these specifications.

The IDT82V3001A can be used in synchronization and timing control

for T1 and E1 systems, or used as ST-BUS clock and frame pulse

sources. It can also be used in access switch, access routers, ATM edge

switches, wireless base station controllers, or IADs (Integrated Access

Devices), PBXs and line cards.

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.

2006

Integrated Device Technology, Inc.

October 15,

2008

DSC-6242/4

TABLE OF CONTENTS

IDT82V3001A PIN CONFIGURATION........................................................................................................................... 6

PIN DESCRIPTION ........................................................................................................................................................ 7

FUNCTIONAL DESCRIPTION..................................................................................................................................... 10

3.1 State Control Circuit............................................................................................................................................. 10

3.1.1 Normal Mode ............................................................................................................................................11

3.1.2 Fast Lock Mode ........................................................................................................................................ 11

3.1.3 Holdover Mode ......................................................................................................................................... 11

3.1.4 Freerun Mode ........................................................................................................................................... 12

3.2 Frequency Select Circuit...................................................................................................................................... 12

3.3 Invalid Input Signal Detection .............................................................................................................................. 12

3.4 TIE Control Block................................................................................................................................................. 12

3.5 DPLL Block .......................................................................................................................................................... 14

3.5.1 Phase Detector (PHD) .............................................................................................................................. 14

3.5.2 Limiter ....................................................................................................................................................... 14

3.5.3 Loop Filter................................................................................................................................................. 14

3.5.4 Fraction Block ........................................................................................................................................... 15

3.5.5 Digital Control Oscillator (DCO)................................................................................................................ 15

3.5.6 Lock Indicator ........................................................................................................................................... 15

3.5.7 Output Interface ........................................................................................................................................ 15

3.6 OSC ..................................................................................................................................................................... 15

3.6.1 Clock Oscillator......................................................................................................................................... 15

3.7 JTAG.................................................................................................................................................................... 15

3.8 Reset Circuit ........................................................................................................................................................ 15

3.9 Power Supply Filtering Techniques ..................................................................................................................... 16

MEASURES OF PERFORMANCE .............................................................................................................................. 17

4.1 Intrinsic Jitter........................................................................................................................................................ 17

4.2 Jitter Tolerance .................................................................................................................................................... 17

4.3 Jitter Transfer....................................................................................................................................................... 17

4.4 Frequency Accuracy ............................................................................................................................................17

4.5 Holdover Accuracy............................................................................................................................................... 17

4.6 Capture Range .................................................................................................................................................... 17

4.7 Lock Range.......................................................................................................................................................... 17

4.8 Phase Slope ........................................................................................................................................................ 17

4.9 Time Interval Error (TIE) ...................................................................................................................................... 17

4.10 Maximum Time Interval Error (MTIE) .................................................................................................................. 17

4.11 Phase Continuity.................................................................................................................................................. 17

4.12 Phase Lock Time ................................................................................................................................................. 18

TEST SPECIFICATIONS ............................................................................................................................................. 19

5.1 AC Electrical Characteristics**............................................................................................................................. 20

TIMING CHARACTERISTICS...................................................................................................................................... 24

ORDERING INFORMATION ........................................................................................................................................ 28

Table Of Contents

October 15, 2008

LIST OF FIGURES

Figure - 1

Figure - 2

Figure - 3

Figure - 4

Figure - 5

Figure - 6

Figure - 7

Figure - 8

Figure - 9

Figure - 10

Figure - 11

Figure - 12

Figure - 13

Figure - 14

Figure - 15

Block Diagram .................................................................................................................................................. 2

IDT82V3001A SSOP56 Package Pin Assignment........................................................................................... 6

State Control Block......................................................................................................................................... 10

State Control Diagram.................................................................................................................................... 11

TIE Control Circuit Diagram ........................................................................................................................... 12

State Switch with TIE Control Block Enabled................................................................................................. 13

State Switch with TIE Control Block Disabled ................................................................................................ 13

DPLL Block Diagram ...................................................................................................................................... 14

Clock Oscillator Circuit ................................................................................................................................... 15

Power-Up Reset Circuit.................................................................................................................................. 15

IDT82V3001A Power Decoupling Scheme .................................................................................................... 16

Input to Output Timing (Normal Mode)........................................................................................................... 25

Output Timing 1.............................................................................................................................................. 26

Output Timing 2.............................................................................................................................................. 27

Input Control Setup and Hold Timing ............................................................................................................. 27

List of Figures

October 15, 2008

LIST OF TABLES

Table - 1

Table - 2

Table - 3

Table - 4

Table - 5

Table - 6

Table - 7

Table - 8

Table - 9

Table - 10

Table - 11

Table - 12

Table - 13

Table - 14

Table - 15

Table - 16

Table - 17

Table - 18

Pin Description .................................................................................................................................................. 7

Operating Modes and Status...........................................................................................................................10

Input Reference Frequency Selection ............................................................................................................. 12

Absolute Maximum Ratings**.......................................................................................................................... 19

Recommended DC Operating Conditions** .................................................................................................... 19

DC Electrical Characteristics** ........................................................................................................................ 19

Performance.................................................................................................................................................... 20

Intrinsic Jitter Unfiltered................................................................................................................................... 20

C1.5o (1.544 MHz) Intrinsic Jitter Filtered....................................................................................................... 21

C2o (2.048 MHz) Intrinsic Jitter Filtered.......................................................................................................... 21

8 kHz Input to 8 kHz Output Jitter Transfer ..................................................................................................... 21

1.544 MHz Input to 1.544 MHz Output Jitter Transfer..................................................................................... 21

2.048 MHz Input to 2.048 MHz Output Jitter Transfer..................................................................................... 22

8 kHz Input Jitter Tolerance ............................................................................................................................ 22

1.544 MHz Input Jitter Tolerance .................................................................................................................... 22

2.048 MHz Input Jitter Tolerance .................................................................................................................... 23

Timing Parameter Measurement Voltage Levels ............................................................................................ 24

Input / Output Timing....................................................................................................................................... 24

List of Tables

October 15, 2008

Recommended Resources

Simple speed regulating circuit of parallel excited motor

μPC1316C power amplifier circuit diagram

Voice controlled FM transmitter circuit diagram 1

High-precision voltage-frequency converter circuit diagram

555 Vision Care Mandatory Rest 10 Minutes Power Socket Circuit

Telephone schematic diagram 08

STM32F207 FSMC interface nandflash: I found some examples on the Internet and I am a little confused about the configuration: FSMC_NANDInitStructure.FSMC_Waitfeature = FSMC_Waitfeature_Disable I tried it... Changing FSMC_NANDInitStructu...; dfishing stm32/stm8

My MSP432 arrived: {:1_102:}{:1_102:}It finally arrived. I filled in the wrong information for the first time, so I had to cancel the original order and place a new one. Above:...; 强仔00001 Microcontroller MCU

Our company is looking for a part-time VxWorks training instructor. If you are interested, please contact me.: :) Our company sincerely recruits part-time VxWorks training instructors. The period is short and can be weekends. If you want to accumulate resources and enrich your life, please contact me. You are ...; sicengmei Recruitment

Share the method of burning Flash via serial port without emulator for 281x series: The following is a method for downloading flash to 281x using PC RS232: Step 1: Install DSP.com/forum.php?mod=forumdisplay&fid=58" target="_blank" class="relatedlink">CCS2.2 or higher to ensure that y...; Jacktang Microcontroller MCU

I'm so depressed~~Why are there so many people joining, but no one pays attention to me?: [url=https://home.eeworld.com.cn/my/space.php?do=mtag&tagid=59]https://home.eeworld.com.cn/my/space.php?do=mtag&tagid=59[/url]:'(...; soso Electronics Design Contest

syn6288 module: The syn6288 module program can be downloaded and used, I wrote it myself!...; paulhyde Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components