DBML9W4P500CN datasheet, PDF - EEWORLD Datasheet

DBML9W4P500CN: DescriptionD Subminiature Connector, 5 Contact(s), Male, Solder Terminal; CategoryThe connector The connector; File Size822KB，9 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

DBML9W4P500CN Overview

D Subminiature Connector, 5 Contact(s), Male, Solder Terminal

Parameter Name	Attribute value
Maker	Amphenol
Reach Compliance Code	compliant
Connector type	D SUBMINIATURE CONNECTOR
Contact to complete cooperation	GOLD OVER NICKEL
Contact completed and terminated	GOLD OVER NICKEL
Contact point gender	MALE
DIN compliance	NO
empty shell	NO
Filter function	NO
IEC compliance	NO
insulator material	POLYETHYLENE
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	D
Mixed contacts	YES
Installation type	BOARD
Options	GENERAL PURPOSE
Shell surface	CADMIUM
Shell material	STEEL
Housing size	3/B
Termination type	SOLDER
Total number of contacts	5
UL Flammability Code	94V-0

PDM: Rev:A

STATUS:

Released

Printed: Apr 21, 2009

The latest embedded design textbook published in 2008, sharing the latest four: Just brought it from abroad, it's still hot...; besk Embedded System

Circuit-level electrostatic protection design techniques and ESD protection methods: The theoretical research on electrostatic discharge (ESD) is already quite mature. In order to simulate and analyze electrostatic events, many electrostatic discharge models have been designed by pred...; okhxyyo Power technology

Telecom responds to cable killer accusation: all reports are subject to the power authority report: [b]Personally, I think: a sky full of wires will not be beautiful. Why don't telecommunications, electricity and water supply solve the problem together? If we want to connect with big cities, we shou...; lopopo Talking

A simple question: Have 21ic and ee become one?: [i=s] This post was last edited by Xinhai Baby on 2013-12-29 17:26 [/i] I accidentally found the following picture while searching for information today....; 鑫海宝贝 Integrated technical exchanges

FPGA: Synchronous reset, asynchronous reset, and asynchronous reset synchronous release: 1. Synchronous Reset Let's take a look at a simple synchronous reset D flip-flop. The Verilog code is as follows: module d_ff (clk,rst_n,datain,dataout);input clk;input rst_n;input datain;ouput dataou...; eeleader FPGA/CPLD

The maximum baud rate of a standard serial port is 115200, but my USB device needs a baud rate of 230400 after being virtualized as a serial port. How can I solve this problem in the program?: As the title says, please help me! Thank you very much!...; dltskp Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components