DPS128X16CY3-30C datasheet, PDF

Datasheet> All Categories > storage> storage> DPS128X16CY3-30C

DPS128X16CY3-30C: DescriptionSRAM Module, 128KX16, 30ns, CMOS, CQCC48, LEADLESS, STACK, SLCC-48; Categorystorage storage; File Size577KB，10 Pages; ManufacturerB&B Electronics Manufacturing Company

Download Datasheet Parametric View All

DPS128X16CY3-30C Overview

SRAM Module, 128KX16, 30ns, CMOS, CQCC48, LEADLESS, STACK, SLCC-48

DPS128X16CY3-30C Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	B&B Electronics Manufacturing Company
Parts packaging code	LCC
package instruction	AQCCN, LCC48,.5X.87
Contacts	48
Reach Compliance Code	unknown
ECCN code	3A991.B.2.A
Maximum access time	30 ns
Other features	CONFIGURABLE AS 128K X 16
Spare memory width	8
I/O type	COMMON
JESD-30 code	R-CQCC-N48
JESD-609 code	e0
length	22.098 mm
memory density	2097152 bit
Memory IC Type	SRAM MODULE
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	48
word count	131072 words
character code	128000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX16
Output characteristics	3-STATE
Exportable	YES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	AQCCN
Encapsulate equivalent code	LCC48,.5X.87
Package shape	RECTANGULAR
Package form	CHIP CARRIER, PIGGYBACK
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.3434 mm
Maximum standby current	0.0005 A
Minimum standby current	2 V
Maximum slew rate	0.28 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
width	12.7 mm

Preview

Download Datasheet

View All

256Kx8/128Kx16, 20 - 45ns, STACK/PGA

30A097-32

2 Megabit High Speed CMOS SRAM

DPS128X16Cn3/DPS128X16Bn3

DESCRIPTION:

The DPS128X16Cn3/DPS128X16Bn3 High Speed SRAM ‘’STACK’’

modules are a revolutionary new memory subsystem using Dense-Pac

Microsystems’ ceramic Stackable Leadless Chip Carriers (SLCC).

Available in straight leaded, ‘’J’’ leaded or gullwing leaded packages, or

mounted on a 50-pin PGA co-fired ceramic substrate. The module

packs 2-Megabits of low-power CMOS static RAM in an area as small

as 0.463 in

, while maintaining a total height as low as 0.171 inches.

The DPS128X16Cn3/DPS128X16Bn3 STACK modules contain two

individual 128K x 8 SRAMs, each packaged in a hermetically sealed

SLCC, making the modules suitable for commercial, industrial and

military applications.

The DPS128X16Bn3 has one active low Chip Enable (CE) and while the

DPS128X16Cn3 an active low Chip Enable (CE) and an active high

Select Line (SEL).

By using SLCCs, the ‘’Stack’’ family of modules offer a higher board

density of memory than available with conventional through-hole,

surface mount or hybrid techniques.

SLCC Stack

Straight Leaded

Stack

FEATURES:

•

Organizations Available: 128Kx16 or 256Kx8

Access Times: 20, 25, 30, 35, 45ns

Fully Static Operation - No clock or refresh required

Single +5V Power Supply,

10% Tolerance

TTL Compatible

Common Data Inputs and Outputs

Low Data Retention Voltage: 2.0V min.

Packages Available:

48 - Pin SLCC Stack

48 - Pin Straight Leaded Stack

48 - Pin ‘’J’’ Leaded Stack

48 - Pin Gullwing Leaded Stack

50 - Pin PGA Dense-Stack

‘’J’’ Leaded

Stack

Dense-Stack

Gullwing

Leaded Stack

30A097-32

REV. G

This document contains information on a product that is currently released

to production at Dense-Pac Microsystems, Inc. Dense-Pac reserves the

right to change products or specifications herein without prior notice.

Recommended Resources

Remote control circuits for lamps or other applications

TDA2030A power amplifier circuit diagram

Tutorial on voice control switch circuit c

Control circuit diagram of backup power supply

Home gas leak alarm

IGBT centralized overcurrent protection schematic diagram

Is there no DAC module in the pic?: rt...; mmy722 Microchip MCU

CIC IP core application problem of Quartus Prime16.1: Hello everyone! I recently encountered a problem when using Quartus's CIC IP core. Let me describe the problem. As shown in the figure below, the settings of the CIC IP core are mainly that the interp...; ImLisen FPGA/CPLD

Network communication issues under WinCE 5.0: I am doing network communication (multicast communication) under WinCE5.0 and need to disable loopback output. Call the following function: //Set socket options to disable loopback of multicast packet...; pj830520 Embedded System

BUCK loop calculation, compensation and simulation: eeworldpostqq...; blink Power technology

Why doesn't the Timer interrupt?: /************************************************************ Program function: The ADC on the MCU converts the voltage of the P6.0 port and displays the analog voltage value on the 1602 LCD. ********...; suhang Microcontroller MCU

EEWORLD University Hall----TI New Energy Vehicle Motor Solutions: TI New Energy Vehicle Motor Solutions : https://training.eeworld.com.cn/course/3811...; hi5 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components