PRELIMINARY
CY7C1444V25
CY7C1445V25
1M x 36/2M x 18 Pipelined DCD SRAM
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Fast clock speed: 300, 250, 200, and 167 MHz
Provide high-performance 3-1-1-1 access rate
Fast access time: 2.3, 2.7, 3.0 and 3.5 ns
Optimal for depth expansion
Single 2.5V –5% and +5% power supply V
DD
Separate V
DDQ
for 2.5V or 1.8V I/O
Common data inputs and data outputs
Byte Write Enable and Global Write control
Chip enable for address pipeline
Address, data, and control registers
Internally self-timed Write Cycle
Burst control pins (interleaved or linear burst
sequence)
Automatic power-down for portable applications
High-density, high-speed packages
JTAG boundary scan for BGA packaging version
Available in 119-ball bump BGA, 165-ball FBGA, and
100-pin TQFP packages (CY7C1444V25 and
CY7C1445V25)
registers controlled by a positive-edge-triggered Clock Input
(CLK). The synchronous inputs include all addresses, all data
inputs, address-pipelining Chip Enable (CE), burst control
inputs (ADSC, ADSP, and ADV), Write enables (BWa, BWb,
BWc, BWd and BWE), and Global Write (GW).
Asynchronous inputs include the Output Enable (OE) and
burst mode control (MODE). The data (DQ
a,b,c,d
) and the data
parity (DP
a,b,c,d
) outputs, enabled by OE, are also
asynchronous.
DQ
a,b,c,d
and DP
a,b,c,d
apply to CY7C1444V25, and DQ
a,b
and
DP
a,b
apply to CY7C1445V25. a, b, c, d each are eight bits
wide in the case of DQ and one bit wide in the case of DP.
Addresses and chip enables are registered with either
Address Status Processor (ADSP) or Address Status
Controller (ADSC) input pins. Subsequent burst addresses
can be internally generated as controlled by the Burst Advance
Pin (ADV).
Address, data inputs, and Write controls are registered on-chip
to initiate self-timed Write cycle. Write cycles can be one to
four bytes wide as controlled by the Write control inputs.
Individual byte Write allows individual byte to be written. BWa
controls DQa and DPa. BWb controls DQb and DPb. BWc
controls DQc and DPd. BWd controls DQ and DPd. BWa,
BWb, BWc, BWd can be active only with BWE LOW. GW LOW
causes all bytes to be written. Write pass-through capability
allows written data available at the output for the immediately
next Read cycle. This device also incorporates pipelined
enable circuit for easy depth expansion without penalizing
system performance.
The CY7C1444V25/CY7C1445V25 are both double-cycle
deselect parts. All inputs and outputs of the CY7C1444V25/
CY7C1445V25 are JEDEC-standard JESD8-5-compatible.
Functional Description
The Cypress Synchronous Burst SRAM family employs
high-speed, low-power CMOS designs using advanced
single-layer polysilicon, triple-layer metal technology. Each
memory cell consists of six transistors.
The CY7C1444V25 and CY7C1445V25 SRAMs integrate
1,048,576 × 36/2,097,152 × 18 SRAM cells with advanced
synchronous peripheral circuitry and a two-bit counter for
internal burst operation. All synchronous inputs are gated by
Selection Guide
CY7C1444V25 CY7C1444V25 CY7C1444V25 CY7C1444V25
CY7C1445V25 CY7C1445V25 CY7C1445V25 CY7C1445V25
-300
-250
-200
-167
Maximum Access Time
2.2
2.4
3.1
3.5
Maximum Operating Current
Commercial
TBD
TBD
TBD
TBD
Maximum CMOS Standby Current
TBD
TBD
TBD
TBD
Unit
ns
mA
mA
Cypress Semiconductor Corporation
Document #: 38-05188 Rev. **
•
3901 North First Street
•
San Jose
•
CA 95134 • 408-943-2600
Revised April 18, 2002
京公网安备 11010802033920号
EEWORLD
