TSW-210-29-F-Q datasheet, PDF - EEWORLD Datasheet

TSW-210-29-F-Q: DescriptionBoard Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.2 inch Pitch, Solder Terminal, Black Insulator, Receptacle, ROHS COMPLIANT; CategoryThe connector The connector; File Size1MB，2 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

TSW-210-29-F-Q Overview

Board Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.2 inch Pitch, Solder Terminal, Black Insulator, Receptacle, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	2 weeks
body width	0.4 inch
subject depth	0.1 inch
body length	2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD FLASH OVER NICKEL
Contact completed and terminated	Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulator color	BLACK
insulator material	GLASS FILLED POLYESTER
JESD-609 code	e3
MIL compliance	NO
Plug contact pitch	0.2 inch
Match contact row spacing	0.2 inch
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.08 mm
Plating thickness	FLASH inch
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.91 inch
Terminal pitch	5.08 mm
Termination type	SOLDER
Total number of contacts	20

FPGA instantiation issues: Dear experts, I have a question, as follows: module test（A,B,C） endmodule test t1（.A(AX),.B(BX),.C(CX)）As shown above, the test module is instantiated, but I did not give values for A, B, and C, which...; bioger FPGA/CPLD

STC12C5A60S2 Chinese version: STC12C5A60S2 Chinese version...; baojiangong FPGA/CPLD

Summary of MSP430 MCU internal resources (including programs): Chapter 1 Internal Resources 1: Set the main system clock to a high-frequency crystal oscillator: #include void main() { WDTCTL=WDTPW+WDTHOLD; P5DIR|=BIT4; P5SEL|=BIT4; //p5.4 is selected as the outpu...; Jacktang Microcontroller MCU

LPC2478 uses USB HOST port to read scanner data.: [color=#000][font=arial]Now our customers require our equipment to communicate with USB scanners, specifically: LPC2478 as USB HOST, scanner as USB DEVICE, after scanning the QR code, it will send dat...; stevenwin_zxp NXP MCU

About errors in Verilog HDL synthesis: I have learned VHDL before, and now I am planning to use the summer vacation to learn Verilog HDL language by myself. I encountered a problem just at the beginning. I am pasting the program and the er...; emnqsu FPGA/CPLD

【Circuit Show】No-name VCDDVD Classic Power22E Power Supply: [i=s]This post was last edited by dontium on 2015-1-23 13:27[/i] This is interesting. This circuit was found by my colleague when his DVD player broke down and he asked me to fix it. The PWOER22E expl...; ddllxxrr Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components