EEWORLDEEWORLDEEWORLD

Part Number

Search

EC2500ETTS-106.250MTR

Description
CRYSTAL OSCILLATOR, CLOCK, 106.25 MHz, CMOS/LSTTL OUTPUT, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size126KB,2 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance  
Download Datasheet Parametric View All

EC2500ETTS-106.250MTR Overview

CRYSTAL OSCILLATOR, CLOCK, 106.25 MHz, CMOS/LSTTL OUTPUT, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN

EC2500ETTS-106.250MTR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerECLIPTEK
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee4
Manufacturer's serial numberEC25
Installation featuresSURFACE MOUNT
Nominal operating frequency106.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/LSTTL
Output load10 LS TTL, 15 pF
physical size7.0mm x 5.0mm x 1.6mm
longest rise time5 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry60/40 %
Terminal surfaceNickel/Gold (Ni/Au)
EC25
Series
• Crystal Clock Oscillators
• CMOS/TTL Output
• +5.0V Supply Voltage
• Tri-State Output Function
• High and Low Output Drive Options
• 4 Pad Ceramic SMD Package
• RoHS Compliant (Pb-Free)
ELECTRICAL SPECIFICATIONS
Frequency Range
Operating Temperature Range
Storage Temperature Range
Supply Voltage (V
DD
)
Input Current (No Load)
EC25
H 1.6
L 7.0
W 5.0
OSCILLATOR
Frequency Tolerance / Stability
Output Voltage Logic High (V
OH
)
Output Current (I
OH
)
Output Voltage Logic Low (V
OL
)
Output Current (I
OL
)
Rise / Fall Time
1.544MHz to 32.000MHz
32.001MHz to 50.000MHz
50.001MHz to 70.000MHz
70.001MHz to 106.250MHz
Inclusive of all conditions: Calibration Tolerance at 25°C,
Frequency Stability over the Operating Temperature Range,
Supply Voltage Change, Output Load Change, First Year
Aging at 25°C, Shock, and Vibration
w/TTL Load
w/CMOS Load
Load Drive Option "Blank"
Load Drive Option "Y"
w/TTL Load
w/CMOS Load
Load Drive Option "Blank"
Load Drive Option "Y"
1.544MHz to 106.250MHz
-10°C to +70°C or
-40°C to +85°C
-55°C to +125°C
5.0V
DC
±10%
10mA Maximum
30mA Maximum
50mA Maximum
60mA Maximum
±100ppm, ±50ppm, ±25ppm or
±20ppm Maximum
2.4V
DC
Minimum
V
DD
-0.5V
DC
Minimum
-4mA <35.000MHz, -16mA >35.000MHz
-16mA <70.000MHz
0.4V
DC
Maximum
0.5V
DC
Maximum
+4mA <35.000MHz, +16mA >35.000MHz
+16mA <70.000MHz
10nSec Max. <70.000MHz
5nSec Max. >70.000MHz
5nSec Max. <70.000MHz
50 ±10(%) (Standard)
50 ±10(%) (Standard)
50 ±5(%) (Optional)
50 ±5(%) (Optional) -10°C to +70°C Only
10LSTTL Load or 30pF CMOS Load
10LSTTL Load or 15pF CMOS Load
10TTL Load or 50pF CMOS Load
Enables Output
Enables Output
Disables Output: High Impedance
10mSeconds Maximum
1pSeconds Maximum
10% to 90% of Waveform w/30pF CMOS Load; 0.4V
DC
to 2.4V
DC
w/10LSTTL Load
10% to 90% of Waveform w/15pF CMOS Load; 0.4V
DC
to 2.4V
DC
w/10LSTTL Load
10% to 90% of Waveform w/50pF CMOS Load; 0.4V
DC
to 2.4V
DC
w/10TTL Load
Duty Cycle
at 50% of Waveform w/CMOS Load or 1.4V
DC
w/TTL Load <70.000MHz
at 50% of Waveform w/TTL Load or w/CMOS Load >70.000MHz
at 50% of Waveform w/TTL Load or w/CMOS Load <80.000MHz
at 50% of Waveform w/CMOS Load (80.001MHz to 100.000MHz)
Load Drive Capability
<70.000MHz
>70.000MHz
<70.000MHz (Option “Y”)
No Connection
Tri-State Input Voltage
V
IH
:
≥2.0V
DC
V
IL
:
≤0.8V
DC
Start Up Time
RMS Phase Jitter
12KHz to 20MHz offset frequency
MANUFACTURER
CATEGORY
SERIES
PACKAGE
VOLTAGE
CLASS
REV
.
DATE
ECLIPTEK CORP.
OSCILLATOR
EC25
CERAMIC
5.0V
OS29
11/10
800-ECLIPTEK www.ecliptek.com for latest revision
Specifications subject to change without notice.
Help
Dear experts in EDA/IC: I have a question here. When I do automatic PCB routing, other components will be routed automatically, but the lines around PIC16F 946 cannot be routed automatically (in DXP)....
jasento FPGA/CPLD
The x and y values of the touch screen change irregularly
Below is the voltage value of y on a 480*272 screen (distributed by screen area) 3380 (upper left) 3360 3200 3200 3150 (middle) 2700 3120 2900 2400 (lower right) What are the causes of this situation?...
xieyuanbin Embedded System
Help: English information about writing drivers
I encounter a lot of professional terms at work, such as latch means latch, bus means bus, but Kingsoft PowerWord can't find these meanings at all. Can anyone recommend a better electronic engineer di...
rtl84723 Embedded System
PCB Engineer
[i=s] This post was last edited by Chu Zhiheng on 2014-10-13 16:51 [/i] Question background: The author majored in electronics in his undergraduate studies. He is looking for a job recently and got an...
楚之珩 Talking about work
EEWORLD University Hall ---- Signal and System Analysis Tsinghua University Zhuo Qing
Signal and System Analysis Tsinghua University Zhuo Qing : https://training.eeworld.com.cn/course/5326? Signals and Systems (Basics) is aimed at beginners of signals and systems. It focuses on the bas...
抛砖引玉 DSP and ARM Processors
New circuit design method unaffected by nanotube kinks
Researchers from the University of Stanford in the United States have published a new method for designing circuits that allows circuits to function even when many of their nanotubes are twisted or mi...
kandy2059 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1401  2234  975  805  2887  29  45  20  17  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号