EEWORLDEEWORLDEEWORLD

Part Number

Search

HYM32V8060GDL-60

Description
Fast Page DRAM Module, 8MX32, 60ns, CMOS, DIMM-72
Categorystorage    storage   
File Size181KB,10 Pages
ManufacturerSIEMENS
Websitehttp://www.infineon.com/
Download Datasheet Parametric Compare View All

HYM32V8060GDL-60 Overview

Fast Page DRAM Module, 8MX32, 60ns, CMOS, DIMM-72

HYM32V8060GDL-60 Parametric

Parameter NameAttribute value
MakerSIEMENS
Parts packaging codeDIMM
package instruction,
Contacts72
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFAST PAGE
Maximum access time60 ns
Other featuresRAS ONLY/CAS BEFORE RAS/SELF REFRESH
Spare memory width16
JESD-30 codeR-XDMA-N72
memory density268435456 bit
Memory IC TypeFAST PAGE DRAM MODULE
memory width32
Number of functions1
Number of ports1
Number of terminals72
word count8388608 words
character code8000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize8MX32
Output characteristics3-STATE
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
refresh cycle4096
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal locationDUAL

HYM32V8060GDL-60 Related Products

HYM32V8060GDL-60 HYM32V8060GDL-50 HYM32V8060GD-50 HYM32V8060GD-60
Description Fast Page DRAM Module, 8MX32, 60ns, CMOS, DIMM-72 Fast Page DRAM Module, 8MX32, 50ns, CMOS, DIMM-72 Fast Page DRAM Module, 8MX32, 50ns, CMOS, DIMM-72 Fast Page DRAM Module, 8MX32, 60ns, CMOS, DIMM-72
Parts packaging code DIMM DIMM DIMM DIMM
Contacts 72 72 72 72
Reach Compliance Code unknown unknown unknown unknow
ECCN code EAR99 EAR99 EAR99 EAR99
access mode FAST PAGE FAST PAGE FAST PAGE FAST PAGE
Maximum access time 60 ns 50 ns 50 ns 60 ns
Other features RAS ONLY/CAS BEFORE RAS/SELF REFRESH RAS ONLY/CAS BEFORE RAS/SELF REFRESH RAS ONLY/CAS BEFORE RAS REFRESH RAS ONLY/CAS BEFORE RAS REFRESH
Spare memory width 16 16 16 16
JESD-30 code R-XDMA-N72 R-XDMA-N72 R-XDMA-N72 R-XDMA-N72
memory density 268435456 bit 268435456 bit 268435456 bit 268435456 bi
Memory IC Type FAST PAGE DRAM MODULE FAST PAGE DRAM MODULE FAST PAGE DRAM MODULE FAST PAGE DRAM MODULE
memory width 32 32 32 32
Number of functions 1 1 1 1
Number of ports 1 1 1 1
Number of terminals 72 72 72 72
word count 8388608 words 8388608 words 8388608 words 8388608 words
character code 8000000 8000000 8000000 8000000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C
organize 8MX32 8MX32 8MX32 8MX32
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
refresh cycle 4096 4096 4096 4096
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V
surface mount NO NO NO NO
technology CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD
Terminal location DUAL DUAL DUAL DUAL
I have a little confusion and hope to get an answer (very anxious)
I am a senior student and will graduate soon. I am studying electronic information engineering. I am now learning 51 single-chip microcomputer because I think it is easy to get started, but I don’t wa...
9043075 Embedded System
[FPGA Open Source Tutorial Series] Chapter 7 State Machine Design Example
[align=center][color=#000][size=15px][b][size=6]State Machine Design Example[/size][/b][/size][/color][/align][align=center][color=#000][size=15px][b][size=6] [/size][/b][/size][/color][/align][align=...
芯航线跑堂 FPGA/CPLD
[Share] Offset Current and Offset Voltage of Op Amp
[table][tr][td]The offset current and offset voltage of the op amp will affect the zero point of the op amp. I have read some information for a few days during the National Day holiday... I will sort ...
linda_xia Analog electronics
PCB Design High-Speed FPGA Design Transceiver Selection Considerations
Currently, many standards and protocols use high-speed transceivers (SERDES) as physical interfaces. The applications of these protocols include communications, computers, industry and storage, as wel...
ESD技术咨询 PCB Design
DIY CNC engraving machine——by Tong Ye Knock Code
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]Tongxiaoqiaomao[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consen...
okhxyyo DIY/Open Source Hardware
Problems that DC constant current source cannot solve
This is a simple low-end sampling DC constant current source. The transistor only expands the current, as shown in the figure, and there is no oscillation problem.Due to various reasons, the actual ci...
呜呼哀哉 Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2752  895  1922  124  793  56  19  39  3  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号