DS87C520/DS83C520
EPROM/ROM High-Speed Microcontrollers
www.maxim-ic.com
FEATURES
80C52 Compatible
8051 Pin- and Instruction-Set Compatible
Four 8-Bit I/O Ports
Three 16-Bit Timer/Counters
256 Bytes Scratchpad RAM
Large On-Chip Memory
16kB Program Memory
1kB Extra On-Chip SRAM for MOVX
ROMSIZE Feature
Selects Internal ROM Size from 0 to 16kB
Allows Access to Entire External Memory Map
Dynamically Adjustable by Software
Useful as Boot Block for External Flash
High-Speed Architecture
PIN CONFIGURATIONS
TOP VIEW
4 Clocks/Machine Cycle (8051 = 12)
Runs DC to 33MHz Clock Rates
Single-Cycle Instruction in 121ns
Dual Data Pointer
Optional Variable Length MOVX to Access
Fast/Slow RAM/Peripherals
Power Management Mode
Programmable Clock Source to Save Power
CPU Runs from (crystal/64) or (crystal/1024)
Provides Automatic Hardware and Software Exit
EMI Reduction Mode Disables ALE
Two Full-Duplex Hardware Serial Ports
High Integration Controller Includes:
Power-Fail Reset
Early-Warning Power-Fail Interrupt
Programmable Watchdog Timer
13 Interrupt Sources with Six External
Available in 40-pin PDIP, 44-Pin PLCC, 44-Pin
TQFP, and 40-Pin Windowed CERDIP
Factory Mask DS83C520 or EPROM (OTP)
DS87C520
The
High-Speed Microcontroller User’s Guide
must be used in
conjunction with this data sheet. Download it at:
www.maxim-ic.com/microcontrollers.
Note:
Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here:
www.maxim-ic.com/errata.
1 of 43
REV: 022207
DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers
ORDERING INFORMATION
PART
DS87C520-MCL
DS87C520-MCL+
DS87C520-QCL
DS87C520-QCL+
DS87C520-ECL
DS87C520-ECL+
DS87C520-MNL
DS87C520-MNL+
DS87C520-QNL
DS87C520-QNL+
DS87C520-ENL
DS87C520-ENL+
DS87C520-WCL*
DS83C520-MCL
DS83C520-MCL+
DS83C520-QCL
DS83C520-QCL+
DS83C520-ECL
DS83C520-ECL+
DS83C520-MNL
DS83C520-MNL+
DS83C520-QNL
DS83C520-QNL+
DS83C520-ENL
DS83C520-ENL+
TEMP RANGE
0˚C to +70˚C
0˚C to +70˚C
0˚C to +70˚C
0˚C to +70˚C
0˚C to +70˚C
0˚C to +70˚C
-40˚C to +85˚C
-40˚C to +85˚C
-40˚C to +85˚C
-40˚C to +85˚C
-40˚C to +85˚C
-40˚C to +85˚C
0˚C to +70˚C
0˚C to +70˚C
0˚C to +70˚C
0˚C to +70˚C
0˚C to +70˚C
0˚C to +70˚C
0˚C to +70˚C
-40˚C to +85˚C
-40˚C to +85˚C
-40˚C to +85˚C
-40˚C to +85˚C
-40˚C to +85˚C
-40˚C to +85˚C
MAX CLOCK
SPEED (MHz)
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
PIN-PACKAGE
40 Plastic DIP
40 Plastic DIP
44 PLCC
44 PLCC
44 TQFP
44 TQFP
40 Plastic DIP
40 Plastic DIP
44 PLCC
44 PLCC
44 TQFP
44 TQFP
40 Windowed CERDIP
40 Plastic DIP
40 Plastic DIP
44 PLCC
44 PLCC
44 TQFP
44 TQFP
40 Plastic DIP
40 Plastic DIP
44 PLCC
44 PLCC
44 TQFP
44 TQFP
+
Denotes a lead(Pb)-free/RoHS-compliant device.
*
The windowed ceramic DIP package is intrinsically lead(Pb) free.
2 of 43
DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers
DESCRIPTION
The DS87C520/DS83C520 EPROM/ROM high-speed microcontrollers are fast 8051-compatible
microcontrollers. They feature a redesigned processor core without wasted clock and memory cycles. As
a result, the devices execute every 8051 instruction between 1.5 and 3 times faster than the original for
the same crystal speed. Typical applications will see a speed improvement of 2.5 times using the same
code and the same crystal. The DS87C520/DS83C520 offer a maximum crystal speed of 33MHz,
resulting in apparent execution speeds of 82.5MHz (approximately 2.5X).
The DS87C520/DS83C520 are pin compatible with all three packages of the standard 8051, and include
standard resources such as three timer/counters, serial port, and four 8-bit I/O ports. They feature 16kB of
EPROM or mask ROM with an extra 1kB of data RAM. Both OTP and windowed packages are
available.
Besides greater speed, the microcontroller includes a second full hardware serial port, seven additional
interrupts, programmable Watchdog Timer, Brownout Monitor, and Power-Fail Reset. The device also
provides dual data pointers (DPTRs) to speed block data memory moves. It also can adjust the speed of
MOVX data memory access from two to nine machine cycles for flexibility in selecting external memory
and peripherals.
A new Power Management Mode (PMM) is useful for portable applications. This feature allows software
to select a lower speed clock as the main time base. While normal operation has a machine cycle rate of 4
clocks per cycle, the PMM runs the processor at 64 or 1024 clocks per cycle. For example, at 12MHz,
standard operation has a machine cycle rate of 3MHz. In Power Management Mode, software can select
either 187.5kHz or 11.7kHz machine cycle rate. There is a corresponding reduction in power
consumption when the processor runs slower.
The EMI reduction feature allows software to select a reduced emission mode. This disables the ALE
signal when it is unneeded.
The DS83C520 is a factory mask ROM version of the DS87C520 designed for high-volume, cost-
sensitive applications. It is identical in all respects to the DS87C520, except that the 16kB of EPROM is
replaced by a user-supplied application program. All references to features of the DS87C520 will apply to
the DS83C520, with the exception of EPROM-specific features where noted. Please contact your local
Dallas Semiconductor sales representative for ordering information
.
3 of 43
DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers
Figure 1. Block Diagram
DS87C520/
DS83C520
PIN DESCRIPTION
DIP
40
20
PIN
PLCC
44
1, 22, 23
TQFP
38
16, 17, 39
NAME
V
CC
GND
FUNCTION
Positive Supply Voltage.
+5V
Digital Circuit Ground
Reset Input.
The RST input pin contains a Schmitt voltage input
to recognize external active high Reset inputs. The pin also
employs an internal pulldown resistor to allow for a combination
of wired OR external reset sources. An RC is not required for
power-up, as the device provides this function internally.
Crystal Oscillator Pins.
XTAL1 and XTAL2 provide support for
parallel-resonant, AT-cut crystals. XTAL1 acts also as an input if
there is an external clock source in place of a crystal. XTAL2
serves as the output of the crystal amplifier.
Program Store-Enable Output.
This active-low signal is
commonly connected to optional external ROM memory as a chip
enable.
PSEN
provides an active-low pulse and is driven high
when external ROM is not being accessed.
9
10
4
RST
18
19
20
21
14
15
XTAL2
XTAL1
29
32
26
PSEN
4 of 43
DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers
PIN DESCRIPTION (continued)
DIP
PIN
PLCC
TQFP
NAME
FUNCTION
Address Latch Enable Output.
The ALE functions as a clock to
latch the external address LSB from the multiplexed address/data bus
on Port 0. This signal is commonly connected to the latch enable of an
external 373 family transparent latch. ALE has a pulse width of 1.5
XTAL1 cycles and a period of four XTAL1 cycles. ALE is forced
high when the DS87C520/DS83C520 are in a reset condition. ALE
can also be disabled and forced high by writing ALEOFF = 1
(PMR.2). ALE operates independently of ALEOFF during external
memory accesses.
Port 0 (AD0–7), I/O.
Port 0 is an open-drain, 8-bit, bidirectional I/O
port. As an alternate function Port 0 can function as the multiplexed
address/data bus to access off-chip memory. During the time when
ALE is high, the LSB of a memory address is presented. When ALE
falls to a logic 0, the port transitions to a bidirectional data bus. This
bus is used to read external ROM and read/write external RAM
memory or peripherals. When used as a memory bus, the port
provides active high drivers. The reset condition of Port 0 is tri-state.
Pullup resistors are required when using Port 0 as an I/O port.
Port 1, I/O.
Port 1 functions as both an 8-bit, bidirectional I/O port
and an alternate functional interface for Timer 2 I/O, new External
Interrupts, and new Serial Port 1. The reset condition of Port 1 is with
all bits at a logic 1. In this state, a weak pullup holds the port high.
This condition also serves as an input state; a weak pullup holds the
port high. This condition also serves as an input mode, since any
external circuit that writes to the port will overcome the weak pullup.
When software writes a 0 to any port pin, the DS87C520/DS83C520
will activate a strong pulldown that remains on until either a 1 is
written or a reset occurs. Writing a 1 after the port has been at 0 will
cause a strong transition driver to turn on, followed by a weaker
sustaining pullup. Once the momentary strong driver turns off, the
port again becomes the output high (and input) state. The alternate
modes of Port 1 are out-lines as follows.
Port
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
Alternate
T2
T2EX
RXD1
TXD1
INT2
INT3
INT4
INT5
Function
External I/O for Timer/Counter 2
EX Timer/Counter 2 Capture/Reload Trigger
Serial Port 1 Input
Serial Port 1 Output
External Interrupt 2 (Positive Edge Detect)
External Interrupt 3 (Negative Edge Detect)
External Interrupt 4 (Positive Edge Detect)
External Interrupt 5 (Negative Edge Detect)
30
33
27
ALE
39
38
37
36
35
34
33
32
1
2
3
4
5
6
7
8
43
42
41
40
39
38
37
36
2
3
4
5
6
7
8
9
37
36
35
34
33
32
31
30
40
41
42
43
44
1
2
3
P0.0 (AD0)
P0.1 (AD1)
P0.2 (AD2)
P0.3 (AD3)
P0.4 (AD4)
P0.5 (AD5)
P0.6 (AD6)
P0.7 (AD7)
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
5 of 43
京公网安备 11010802033920号
EEWORLD
