530RA1303M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530RA1303M00DGR

530RA1303M00DGR: DescriptionLVPECL Output Clock Oscillator, 1303MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RA1303M00DGR Overview

LVPECL Output Clock Oscillator, 1303MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RA1303M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1303 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Wheatstone bridge temperature detection circuit

A cheap audio amplifier

Pocket LED reading light circuit composed of NE555

Adjustable output circuit diagram

Light-controlled electronic "cicada" circuit

Analog voltage divider circuit for wideband X input

Playing with Zynq Serial 26 - Functional Simulation of PL in Vivado: 1 Simulation Verification OverviewSimulation testing is an essential step in the FPGA design process. Especially today, as the scale and design complexity of FPGAs continue to increase, the easy work ...; ove学习使我快乐 FPGA/CPLD

I adapted this according to the breathing light of clogord brother. The breathing effect is not very good. It looks like it is dying.: #includemsp430g2452.hvolatile unsigned char flag=0;void BreathLED(){ P1SEL =BIT6; P1DIR = BIT6; P1OUT=0; TACTL = TASSEL_1 + MC_1 ; TACCTL1 = OUTMOD_3 ; TACCTL0 = CCIE; CCR0 =328; CCR1 =327; //0% pwm T...; gaoyang9992006 Microcontroller MCU

Can I add a NOT before the program?: ledcontrolopen{.clk(clk),.rst_n(rst_n),.is(isc),.im(imc),.ih(ihc),.ss(led_cts),.sm(led_ctm),.sh(led_cth)};该模块为：module ledcontrol{clk,rst_n,is,ih,im,ss,sh,sm,int}input clk;input rst_n;input [7:1] is,im...; eeleader FPGA/CPLD

Keil ARM5 supports ARM7/9 CM series devices: [i=s]This post was last edited by paulhyde on 2014-9-15 03:42[/i] [b][font=宋体][size=5]1. Download Keil ARM5:[/size][/font][/b][font=宋体][size=5][url=http://yunpan.cn/QbU3eM4jeYt3t]http://yunpan.cn/QbU3...; paulhyde Electronics Design Contest

PWM pulse rectifier actual output waveform: As shown in the figure, channels ch1-4 are the voltage and current on the DC side, and the voltage and current waveforms on the AC side, respectively. Two-level pulse rectification is used. Can anyone...; 韬沉哈哈 Analog electronics

About the communication problem between TMS320F28335 and AD7656: [font=微软雅黑][size=4][color=#0000ff]AD7656 communication program, using INITF 16-bit data mode, where data lines correspond to GPIO64~79, RD is 149-pin XRD, CS is 150-pin GPIO37, using an oscilloscope t...; yingjie Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components