530VA143M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530VA143M000BG

530VA143M000BG: DescriptionCMOS Output Clock Oscillator, 143MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530VA143M000BG Overview

CMOS Output Clock Oscillator, 143MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VA143M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	143 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Heterodyne radio frequency conversion circuit

Semi-automatic double-cylinder washing machine circuit household appliance circuit

High quality preamplifier

Stable brightness dimming desk lamp circuit

SCR AC voltage regulator

555 gradual sound sleep waker circuit

I am a newbie learning serial communication and I don't know how to type a data packet. Can someone please give me some detailed explanation?: #include #include "Config.h" //Development board configuration header file, mainly configures IO port information//*************************************************************************** // MSP430...; 漩涡中的鲨鱼 Microcontroller MCU

Long-distance communication module that can penetrate obstacles: I developed the SM50 wireless module using ADF7021. The 10mW transmission power can penetrate 7-story houses and 1200 meters in an open area. It has strong anti-interference. There are 116 channels th...; sendbow RF/Wirelessly

CC4093------Four 2-input NAND gate.pdf: This paper discusses the experimental assembly and principle of the input and non-gate of the C4093 series of single-chip microcomputers. This series of single-chip microcomputers is very small in app...; rain MCU

CCS3.3 (3.2) installation problems and solutions & installation directory description: CCS3.3 (3.2) Installation Problems and Solutions & Installation Directory Description [align=left][align=left][font=宋体][size=9pt]I have recently started to learn DSP. First, I have practiced with TI's...; 蔡强人 DSP and ARM Processors

About the connection problem between USB and ActiveSync under WINCE: Regarding the connection problem between USB and ActiveSync under WINCE, I used the YLE2440 core board, which was modeled after the baseboard drawing, but some modules were removed. The USB part is ex...; whl0808 Embedded System

About ADC Configuration: [i=s] This post was last edited by MOAI on 2014-7-20 15:05 [/i] ADCReferenceSet(ADC1_BASE, ADC_REF_INT); After configuration is completed, register GRP(ADC1).REG(ADC_CTL).BFLD(ADC_CTL_VREF) Readable,W...; MOAI Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components