530MA1243M00BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MA1243M00BGR

530MA1243M00BGR: DescriptionLVPECL Output Clock Oscillator, 1243MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MA1243M00BGR Overview

LVPECL Output Clock Oscillator, 1243MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA1243M00BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1243 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

LM3914 drives 20 LED light-emitting columns circuit diagram

Air flow detector circuit diagram

Circuit diagram of small power switching power supply with output of 5v/0.4a

Electrical schematic diagram of JDW91-10 external positioning punching machine (2)

Hydropower forepool water level monitoring signal circuit

Light emission circuit

The two PLD giants: Xilinx and Altera (Part 3): The two PLD giants that are equally matched - Xilinx and Altera (III) VI. Similarities and differences between Xilinx and Altera On the surface, Xilinx and Altera may seem like two sides of a coin, ro...; 1ying Automotive Electronics

Solve the hardware I2C write sequence inside G2: Looking at the I2C registers, we know that it has a special register to store the address of the slave device, but how to write the sub-address of the slave device? For example, if I want to control o...; 465055608 Microcontroller MCU

Summary of the best posts from EEWORLD Forum in Week 15 (April 7-13) 2014: [align=left][font=微软雅黑][size=3]The following ranking is in no particular order. It is just a small review of the wonderful posts on the forum last week. The purpose is to help more netizens keep abrea...; eric_wang Integrated technical exchanges

Some professional books, hardware and software: [i=s]This post was last edited by hujaky on 2014-6-22 09:35[/i] Sold it or gave it away. If you need it, please contact me. Throwing it away is a waste. . ....; hujaky Buy&Sell

12864 clock: The time can be adjusted, minutes can be added or subtracted, hours can be added or subtracted, and seconds can be reset!...; houanchan MCU

When compiling uboot on Zedboard, it says "Your GCC is older than 6.0 and is not supported": This error occurs because the official cross-compilation environment is a bit old. The solution is to re-make a cross-compilation environment or change [/size][/font][/color][font=微软雅黑][color=#333333]...; star_66666 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components