530GB105M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530GB105M000BGR

530GB105M000BGR: DescriptionCMOS Output Clock Oscillator, 105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530GB105M000BGR Overview

CMOS Output Clock Oscillator, 105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530GB105M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	105 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

JL-2SCRS type excitation regulating machine circuit

Imitation AURA-VA50 amplifier

Light intensity alarm circuit

Turntable music doorbell circuit

Dual audio telephone 160168 controller circuit diagram

555 train lighting automatic switch circuit

PROTEL99SE Electronic Design Software User Manual: PROTEL9SE Electronic Design Software User Manual (English Version)...; tsf4 PCB Design

eboot.bin burning address problem (MLC nandflash): I have been burning nand using nor boot on the development board. But for production, I must use a burner. The files I need to burn are: block0img.nb0, eboot.bin. In NBL2, I can see: #define VFL_EBOOT...; maomaoha Embedded System

What is carrier bandwidth in wireless communications?: [size=4]1. In wireless communication, the carrier bandwidth is the difference between the highest and lowest frequencies of the carrier, B=Fh-Fl. [/size] [size=4] [/size] [size=4]2. In fact, it is the...; fish001 Wireless Connectivity

My 3 years of acquaintance with EE——long521: [i=s]This post was last edited by long521 on 2016-4-11 20:05[/i] [size=5] I registered for EE in May 2013. Thinking back to that time is like it was yesterday. I have a lot of feelings for EE. In the ...; long521 Talking

[HC32F460 Development Board Review] 09. Implementing read and write operations on W25Q64 through hardware QSPI: The HC32F460 series four-wire serial peripheral interface (QSPI) is a memory control module, which is mainly used to communicate with serial ROM with SPI compatible interface, including serial flash m...; xld0932 Domestic Chip Exchange

Can HidP_GetCaps be used in a Kernel-Mode Driver?: I want to read the usage and usagepage of other devices through the device interface in my driver. After a series of operations, I get the Prepared Data and want to get the Capabilities through the Hi...; whisky1020 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components