45 Mb/s to 2.7 Gb/s Optical 2R Receiver Module with FSK
Tone Detection Option
54RM Series
Key Features
• MSA compliant
• Frequency Shift Keying (FSK) tone detection option allows
control and status monitoring of the network
• 1310 nm or 1550 nm operation
• Data rates from 45 Mb/s to 2.7 Gb/s (no CDR)
• APD for better than -30 dBm sensitivity
• -40 °C to 85 °C operation
• Decision threshold voltage adjustment provided for use in
amplified system
Applications
• High speed, long haul fiberoptic links
for voice, data, and digital video
• Metropolitan area networks
• Wide area networks
The JDSU 54RM 2R series receiver module is designed for use in
telecommunications systems and high speed data communications applications.
This flexible device incorporates Frequency Shift Keying (FSK) tone detection.
When used with the companion FSK transmitter, the 54RM provides control and
status of a network with no additional fiber required. Its uniform package, pin
function, and common optical and electrical characteristics are Multisource
Agreement (MSA) compliant.
The 54RM 2R receiver module design uses an Indium Gallium Arsenide (InGaAs)
Avalanche photodiode (APD) detector. It does not include a Clock/Data Recovery
(CDR) function, thus allowing additional system design flexibility. It contains an
integrated APD high voltage supply that is temperature-compensated at our
factory for optimum sensitivity.
The 54RM 2R receiver module operates at continuous rates from 45 Mb/s to 2.7 Gb/s
without gap and provides options for current mode logic (CML) or LVPECL
outputs. The 54RM receiver also features an optical input level voltage (OILV)
monitor with ±1dB accuracy and decision threshold voltage (DTV) adjustment.
Compliance
• Telcordia GR-253-CORE
• ITU-T G.958
NORTH AMERICA
:
800 498-JDSU (5378)
WORLDWIDE
:
+800 5378-JDSU
WEBSITE
:
www.jdsu.com
45 MB/S TO 2.7 GB/S OPTICAL 2R RECEIVER MODULE
WITH FSK TONE DETECTION OPTION
2
Dimensions Diagram
(Specifications in inches [mm] unless otherwise noted.)
2.307
[58.6]
54RM-WXYZ
2.5 Gb/s Receiver
1.000
[25.4]
1.402
[35.6]
39.00±3.9
[990.6±.99]
R1.18 MIN
[R30 MIN]
• PIN 1
Made in USA
0.201
[5.1]
0.362
[9.2]
0.100 TYP
[2.54]
0.012
0.500
[12.7]
[0.3]
0.018 TYP
[0.46]
Note: FC optical connectors are shown for illustration only.
Pinout
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Symbol
FSK
NUC
LPA
GND
NIC
NIC
GND
VCC
GND
Dout
Dout
GND
DTV
GND
GND
GND
GND
NIC
GND
GND
NUC
VCC
OILV
NUC
Description
FSK output
No user connection
Loss of power alarm (LOS)
1
Ground
2
No internal connection
No internal connection
Ground
2
Supply voltage (5 V)
Ground
2
Data positive output
Data negative output
Ground
2
Decision threshold voltage
Ground
2
Ground
2
Ground
2
Ground
2
No internal connection
Ground
2
Ground
2
No user connection
Supply voltage (5 V)
Optical input level voltage
No user connection
1. LPA output is a logic level that indicates the presence or absence of a
sufficient optical input level. A logical high level indicates an input
optical level that is too low.
2. Package is at the same potential as GND.
45 MB/S TO 2.7 GB/S OPTICAL 2R RECEIVER MODULE
WITH FSK TONE DETECTION OPTION
3
Optical Incoming Signal and the Envelope Signal
Optical
Input
Power
Eye pattern of SONET,
GE, etc.
t
f1
Envelope
Output
Voltage
f2
f1
t
Note: The envelope signal is a FSK signal. It is a sine wave that contains two frequencies [f1 and f2, where f2 - f1 = 14.3 KHz (max.), and 50 KHz < f1, f2 <500 KHz].
Characteristics of Envelope Detector
Parameter
Output AC voltage signal (note
1
)
Low cut-off frequency (-1 dB)
Low cut-off frequency (-20 dB)
High cut-off frequency (-1 dB) (note
1
)
High cut-off frequency (-20 dB) (note
1,2
)
Clipping and distortion (note
3
)
S/N in a 40 KHz bandwidth (note
4
)
Spurious level (note
5
)
Symbol
Venv
Minimum
5 mVp-p
-42 dBm
-
15 KHz
500 KHz
-
-
14 dB
-
Typical
-
-
-
-
-
-
-
-
-
Maximum
632 mVp-p
0 dBm
50 KHz
-
-
4000 KHz
10 %
-
6 dB above noise floor
1. Incoming optical signal with power in the range of -32 dBm to -7 dBm and modulation depth of 5% to 10% (dBm values assume a single tone, not random data with two
tones for FSK channel).
2. The gain at frequencies below the Low cut-off frequency (-20 dB) and above the High cut-off frequency (-20 dB) must be smaller than -20 dB.
3. The envelope-detected signal should not be clipped to the extent the FSK signal-to-noise ratio goes below 14 dB in a 40 KHz bandwidth with an optical input of -7 dBm
and modulation index of 10%.
4. The measurement is conducted at two frequencies: one centered at 80 KHz and the other at 180 KHz. In addition, the measurements are performed at:
a. Carrier data rate of 622 MHz and PRBS 223-1 data pattern with total power into the receiver of -32 dBm and 10% modulation index
b. Carrier data rate of 2488 MHz and PRBS 223-1 data pattern with total power into the receiver of -32 dBm and 5% modulation index
5. Spurs measured with OC 48, PRBS 223-1 signal input and measured between:
a. 55 KHz and 105 KHz
b. 155 KHz and 205 KHz
at a resolution bandwidth of 3 KHz.
45 MB/S TO 2.7 GB/S OPTICAL 2R RECEIVER MODULE
WITH FSK TONE DETECTION OPTION
4
Electrical Specifications
Parameter
Positive supply voltage
APD HV supply
Power consumption (total)
Differential output data voltage (LVPECL) (note
1
)
Output rise time (20% to 80%)
Output fall time (80% to 20%)
Output data return loss
1 MHz to 2 GHz
2 GHz to 2.5 GHz
Loss of power alarm output level
Normal signal input
Low signal input (alarm)
"Low Light" alarm assert time
"Low Light" alarm de-assert time
Optical input level (pin 23) at 1550 nm (note
2
)
Optical input = -40 dBm (±2 dB)
Optical input = -30 dBm (±1 dB)
Optical input = -20 dBm (±1 dB)
Optical input = -10 dBm (±1 dB)
Optical input = -5 dBm
Full scale range
Slope
Decision threshold voltage (pin 13)
input voltage range (note
3
)
Data, load drive capability
Jitter generation
Jitter tolerance (note
4
)
Jitter transfer (note
4
)
Logic output level
1. Must be externally AC coupled and externally loaded by 50
Ω.
Symbol
Vcc
Minimum
4.75 V
Internal
-
0.55 V
p-p
-
-
9 dB
6 dB
0V
Vcc - 0.4 V
-
-
0.45 V
0.95 V
1.45 V
1.95 V
-
-5 dBm
-
0.5 V
-
Typical
5V
1.2 W
-
130 ps
130 ps
-
-
-
-
-
-
0.5 V
1.0 V
1.5 V
2.0 V
2.25 V
-
50 mV/dB
-
Maximum
5.25 V
1.5 W
1.2 V
p-p
150 ps
150 ps
-
-
0.4 V
Vcc
1 ms
1 ms
0.55 V
1.05 V
1.55 V
2.05 V
-
-40 dBm
-
3.5 V
Tr
Tf
RL
RL
LPA
Llite
T(aa)
T(a0)
OIL
DTV
RL
50
Ω
-
Meets GR-253/ITU-T G.958
Meets GR-253/ITU-T G.958
Meets GR-253/ITU-T G.958
TTL compatible
2. The OILV output is tested and tuned using a 1550 nm optical input. When a 1310 nm source is present, the OILV output may vary by ±2 dB since there may be an offset associated
with receiving a 1310 nm optical signal as compared to 1550 nm. However, typically most modules will exhibit a small variation between 1310 nm and 1550 nm inputs.
3. By varying the DTV voltage at pin 13 from 0.5 VDC to 3.5 VDC the quanitization threshold level is shifted from the bottom of the data eye to the top of the data eye respectively.
Threshold adjustment without optical noise (V
optimum
) is symmetric about 2.0 VDC. At DTV set points of 0.5 VDC and 3.5 VDC, the BER will be shifted to a typical
value of 10 E-7 from a nominal BER of 10 E-10 (i.e. no input applied at DTV). If the DTV function is not required, pin 13 should be left open. An extended DTV full-
scale input range of 0.0 V to 5.0 V may be used if additional threshold adjustment range is required.
4. This requirement is only applicable when used with a CDR, which meets the given jitter tolerance and jitter transfer specifications.
45 MB/S TO 2.7 GB/S OPTICAL 2R RECEIVER MODULE
WITH FSK TONE DETECTION OPTION
5
Typical DTV Adjustment Range
‘0’ to “1’ Increasing Errors
‘1’ to “0’ Increasing Errors
1E-7
BER
1E-10
0.5
2.0
V
optimum
DTV (VDC)
3.5
Note: Curve shown without optical noise.
Typical V
optimum
with optical noise is 1.75 VDC.
Optical Specifications
Parameter
Symbol
54RM-4xxx
1310 nm or 1550 nm
2R (APD, No CDR)
1260 nm
1618 nm
-29 dBm
-31 dBm
-30 dBm
-32.5 dBm
-23 dBm
-26 dBm
-8 dBm
-7 dBm
-28 dB
-27 dB
-40 dBm
-34 dBm
0.5 dB
2 dB
54RM-5xxx
1310 nm or 1550 nm
2R (PIN, No CDR)
1260 nm
1615 nm
-19 dBm
-20 dBm
- 20 dBm
- 21 dBm
-15 dBm
-17 dBm
0 dBm
1 dBm
-28 dB
-27 dB
-22 dBm
-30 dBm
0.5 dB
2 dB
ITU-T / SONET
Center wavelength
Receiver sensitivity (note
1, 2
)
Receiver sensitivity 45 MHz to GE (note
1, 2
)
Receiver sensitivity with noise and path penalty (note
3
)
Receiver overload
Maximum reflectance
LPA flag threshold
LPA hysteresis
λ
C
Psens
Povld
Minimum
Maximum
Minimum
Typical
Minimum
Typical
Minimum
Typical
Minimum
Typical
Typical
Maximum
Minimum
Maximum
Minimum
Maximum
1. Measured at BER 10
-10
and at the connector interface with conditions at EOL with an 8.2±0.1 dB extinction ratio optical source. The receiver shall exhibit a BER slope less
than -0.5 dB per BER decade down to a BER of 10
-14
. When using the FSK option, the sensitivity will be degraded by 0.5 dB.
2. Receiver sensitivity is valid for data rates from 45 Mb/s to 2.7 Gb/s. For data rates from 45 Mb/s up to 155 Mb/s the PRBS pattern is 2
7
-1, and for data rates from 155 Mb/s
to 2.7 Gb/s the PRBS pattern is 2
23
-1.
3. Measured at BER 10
-12
, OSNR 0.1 nm = 19 dB through 0.8 nm optical filter (square shape equivalent filter) and STM-16 PRBS 2
23
- 1 signal with a CDR (ITU-T G.958)
and an MSA transmitter with 3200 ps/nm optical path. DTV (pin 13) set to V
A short program about USB communication (D12): Initialization; while(1) { usbserve(); //Handle USB events if (bEPPflags.bits.configuration == 1) { while(1) { for(i=0;i<5000;i++); func(); //Sampling pr...
Please tell me the function of the diode in the circuit diagram. I don't understand the function of D15 and D13 in the picture . Please give me some advice....
Use P1 to read. Then the CS of 0804 is given to P2.7, the WR is given to P2.6, and the RD is given to P2.5. Use external interrupt 0 to receive INTR. Below is the procedure. I used an oscilloscope to ...
I have a question for you all, cncsheld, a4988, when testing pins 2-5, 3-6, 4-7 separately, both large and small motors can rotate, small motor 48 steps and large motor 400 steps. After brushing grbl,...
This paper describes metastability in FPGAs, how it occurs, and how it can cause design failures. It describes how to calculate the mean time between failures (MTBF) for metastability, and summarizes ...
The TIA Portal software's shift instructions shift the contents of an accumulator bit by bit to the left or right. The number of bits shifted is determined by N. A left shift of N bits multiplies t...[Details]
Wave soldering is a crucial electronic component soldering technique used in the production of a wide range of electronic devices, from home appliances to computers to avionics. The process is wide...[Details]
The mass production process of the new generation of cockpit platform has started, and the smart cockpit market has entered a new bonus cycle of technology iteration and platform upgrade.
...[Details]
As the main model among new energy vehicles, pure electric vehicles have received strong support and encouragement from the country in recent years, and their development is changing with each pass...[Details]
On August 25th, Apple's expansion in India encountered new troubles. According to Bloomberg, Foxconn Technology Group has recalled approximately 300 Chinese engineers from India, further hindering ...[Details]
Learned the following information.
Customer product: industrial computer motherboard
Glue application area: CPU/BGA filling
Glue color requirements: black or t...[Details]
According to Nikkei, a survey found that global electric vehicle battery supply is expected to reach more than three times the required quantity due to
cooling
demand for electric vehicles,...[Details]
According to foreign media reports, Ford Motor has applied to the U.S. Patent and Social Security Office (USPTO) for a patent for a door anti-collision system that may be used in future Ford vehicl...[Details]
Tiantai Robot's official Weibo account announced on the evening of August 20 that Tiantai Robot Co., Ltd., together with strategic partners including Shandong Future Robot Technology Co., Ltd., Sha...[Details]
The difference between a series inverter and a parallel inverter is that they use different oscillation circuits. A series inverter connects L, R, and C in series, while a parallel inverter connect...[Details]
Tools/Materials
Yitong Chuanglian MODBUS to PROFIBUS Gateway YT-PB-03
Siemens s7-300
This article describes how to configure the YT-PB-03 MODBUS to PROFIBUS gat...[Details]
Batteries, at the core of new energy vehicles, are crucial to vehicle performance and range. Existing automotive batteries are categorized into lead-acid and lithium batteries. Currently, new energ...[Details]
New version helps developers build secure and trustworthy embedded systems
Shanghai, China—August 21, 2025—
QNX, a division of BlackBerry Ltd., today announced the release of QNX...[Details]
Nascent Micro is launching devices covering a wide range of power applications, including gallium nitride (GaN) drivers, dual-channel automotive drivers, and battery protection MOSFETs.
...[Details]
High-definition media consumption is experiencing a dual growth: an increase in the number of consumers and a transition to higher-definition content. This growth is driven by increasingly widespre...[Details]
MCU
京公网安备 11010802033920号
EEWORLD
