• SONET OC-1, OC-3, OC-12, and OC-48 rates are supported
• Operation at 1310 or 1550 nm
• Uncooled, field proven, isolated distributed feedback
(DFB) laser
• -40 to 85 °C operation
Applications
• High speed, long haul fiberoptic links
for voice, data, and digital video
• Metropolitan area networks
• Wide area networks
The JDSU 54TM series optical transmitter module is designed for use in
telecommunication systems and high speed data communications applications.
The transmitter is optimized for SONET OC-1, OC-3, OC-12, and OC-48. It is
compatible with the multisource agreement (MSA) specification, which defines a
uniform package, pin function, and common optical and electrical characteristics.
The 54TM transmitter meets all GR-253-CORE requirements and ITU-T G.957
and G.958 recommendations.
Compliance
• Telcordia GR-253-CORE
• ITU-T G.957 and ITU-T G.958
The 54TM features a unique design that uses fewer parts and completely
eliminates the thermoelectric cooler, resulting in cost savings and lower power
consumption.
NORTH AMERICA
:
800 498-JDSU (5378)
WORLDWIDE
:
+800 5378-JDSU
WEBSITE
:
www.jdsu.com
50 MB/S TO 2.5 GB/S OPTICAL TRANSMITTER MODULE
2
Mechanical Outline and Physical
Requirements
(Specifications in inches [mm] unless otherwise noted.)
2.307
[58.6]
54TM-WXYZ
2.5 Gb/s Transmitter
1.000
[25.4]
1.402
[35.6]
39.00±3.9
[990.6±.99]
R1.18" MIN
[R30 MIN]
Made in USA
0.201 [
5.1]
0.362
[9.2]
0.100 TYP
[2.54]
0.012
0.500
[12.7]
[0.3]
0.018 TYP
[0.46]
50 MB/S TO 2.5 GB/S OPTICAL TRANSMITTER MODULE
3
Optical Specifications
1
Parameter
54TM-2XYZ (1310 nm)
Symbol Minimum
Typical
Maximum
L-16.1/LR-1
-
1310 nm
0 dBm
-50 dBm
0.3 nm
-
10 dB
0.2 dB
-
-
-
54TM-3XYZ (1550 nm)
Minimum
Typical
Maximum
ITU-T / SONET
Optical budget
2
Center wavelength
Optical output power
3
Shutdown optical power
Spectral width
4
Optical eye diagram
5, 6
SMSR
Extinction ratio
7
Path penalty (dispersion)
8,9
Dispersion
Jitter generation
10
Peak-to-peak
RMS
λc
Po
Psd
∆λ
O
ED
ER
10 dB
1280 nm
-1.5 dBm
-
-
30 dB
8.2 dB
-
-
-
-
L-16.2/LR-2
24 dB
10 dB
-
1335 nm
1500 nm
1530 nm
2 dBm
-1.5 dBm
0 dBm
-40 dBm
-
-50 dBm
1 nm
-
0.3 nm
According to ITU G.957 and GR-253-CORE
-
30 dB
-
-
8.2 dB
9.5 dB
1 dB
-
1.3 dB
250 ps/nm
-
-
37 mUI
5 mUI
-
-
-
-
24 dB
1580 nm
2 dBm
-40 dBm
1 nm
-
-
2 dB
1600 ps/nm
37 mUI
5 mUI
J
TXpp
J
TXrms
1. All minimum and maximum parameters are specified end-of-life within the overall, relevant operating temperature range.
The typical values are referenced to 25 °C (nominal power supply) beginning of life.
The operating conditions are: Vcc = 4.75 to 5.25 V DC
Vee = 0 V DC
Line bit rate: 2.48832 Gb/s ±20 ppm
Line code: SONET STS-48 frame with scrambler, with PRBS23 payload
Line extinction ratio
≥8.2
dB
BER
≤1x10
-10
(the transmitter shall support link performance down to a 10
-14
BER)
2. The V-16.2 version is adapted to standard 10 to 13 dBm EDFA optical bandwidth.
3. Measured at the connector interface and at end of life.
4. The maximum full width of the central wavelength peak, measured 20 dB down from the maximum amplitude under modulation condition PRBS 2
23
-1.
5. Measured at end of life, over entire operating temperature, power supply range, and measured into a 25 dB minimum optical return loss.
6. A 5% margin is required in order to guarantee performance at the system level.
7. Measured at the connector interface under modulation condition PRBS 2
23
-1
8. This note applies only to the 1310 nm version. Path penalty shall include total path dispersion and maximum R point reflectance, (40 km assumed). Measured at center
wavelength = 1310 nm. Using 1310 source on non-dispersion shifted fiber at 250 ps/nm, (assuming a DFB laser). Using 1310 source on dispersion shifted fiber at -300 ps/nm,
assuming a DFB laser.
9. This note applies only to the 1550 nm version. Path penalty shall include total path dispersion and maximum R point reflectance, (80 km assumed). The penalty when
operating on Dispersion-shifted fiber is specified as only 1.0 dB. Measured at center wavelength = 1550 nm. Using 1550 source on non-dispersion shifted fiber at 1600 ps/nm
(assuming a DFB laser).
10.Measured into a 25 dB minimum optical return loss. Maximum optical TX jitter allowed by Bellcore and ANSI is .01 UI RMS (4 ps RMS) and 0.1 UI p-p (40 ps p-p). A
portion of this jitter requirement has been allocated to the opto transmitter module as noted.
The maximum RMS jitter contribution from the Optic TX module shall be less than this value. This should be tested with an STS-48 source with less than 2.8 ps RMS jitter
to ensure that overall ANSI/Bellcore TX jitter generation requirements are met (with a small additional system margin factored in). Jitter addition is expected to be RMS:
The maximum peak-to-peak jitter contribution from the Optic TX module shall be less than this value. This should be tested with an STS-48 source with less than 20 ps p-p
jitter to ensure that overall ANSI/Bellcore TX jitter generation requirements are met (with a small additional system margin factored in). Jitter addition is expected to be
primarily a pattern dependent non-linear algebraic addition, with the highest pp jitter levels measured in the STS-48 section overhead region. Care must be taken to note
the jitter signs (polarity) and shape (jitter vs. STS-48 frame position) of the STS-48 source, and the additive jitter due to the optic TX module and any other required test
equipment to ensure that this requirement is met. This may require a point-by-point subtraction of the peak jitter vs. time position within an STS line.
50 MB/S TO 2.5 GB/S OPTICAL TRANSMITTER MODULE
4
Electrical Specifications
Parameters
Supply voltage
1
Power consumption
Input sensitivity data and clock voltage
2, 3
Back facet voltage
4
Monitor bias voltage slope
4
Laser degrade alarm (LDA)
Activated (pin 8)
Deactivated
5
LDA - activation delay
LDA - deactivation delay
Shut down command - enable laser (pin 4)
5
Shut down command - disable laser (pin 4)
5
Response time to disable laser
Response time to enable laser
Electrical return loss
Clock (1 MHz to 2.2 GHz)
(2.2 GHz to 2.8 GHz)
Data (1 MHz to 1.5 GHz)
(1.5 MHz to 2.5 GHz)
Clock and data differential skew
Clock and data differential voltage (AC coupled into 50
Ω)
Clock and data rise time (20% - 80%)
Clock and data fall time (80% - 20%)
Data format (scrambled NRZ)
Clock duty cycle
Consecutive identical bits
Logic level
5
Symbol
Minimum
4.75 V DC
-
0.3 V
p-p
-
-
0 V DC
2.4 V DC
-
-
0 V DC
2.0 V DC
-
-
9 dB
13 dB
13 dB
9 dB
-
0.3 V
p-p
-
-
40%
-
Typical
5 V DC
0.8 W
0.8 V
p-p
-
20 mV/mA
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
50%
-
TTL compatible
Maximum
5.25 V DC
2W
1 V
p-p
1.75 V
-
0.5 V DC
5.0 V DC
200 ms
400 ms
0.8 V DC
5.0 V DC
500 ms
500 ms
-
-
-
-
40 ps
1.0 V
p-p
150 ps
150 ps
60%
72 bits
Sv
LDA
T
ORen
T
ORdis
V
E
V
D
t
dis
t
en
IRL(C)
IRL(D)
∆tin
Tr
Tf
Dd
CID
1. Supply voltage = Vcc-Vee; with Vcc at 5 V, Vee must be at 0 V; with Vee at -5.2 V, Vcc must be at 0 V.
2. Internally AC coupled with 50
Ω
internal termination.
3. This sensitivity is achieved by applying at minimum either a 0.3 V
p-p
signal on one input while the other input is tied to ground or by applying two complementary 0.15 V
p-p
signals on both inputs.
4. This voltage is measured taking Vee as a reference.
5. With Vcc at 5 V and Vee at 0 V.
50 MB/S TO 2.5 GB/S OPTICAL TRANSMITTER MODULE
Ordering Information
For more information on this or other products and their availability, please contact your local JDSU account manager or
JDSU directly at 1-800-498-JDSU (5378) in North America and +800-5378-JDSU worldwide or via e-mail at
customer.service@jdsu.com.
Sample: 54TM-3G20
54TM-
Code
2
3
4
Laser
L-16.1/LR-1, OC-48 only
L-16.2/LR-2, OC-48 only
L-16.1/LR-1, multirate version
which operates at OC-1, OC-3,
OC-12, and OC-48 rates
L-16.2/LR-2, multirate version
which operates at OC-1, OC-3,
OC-12, and OC-48 rates
Code
C
D
G
L
M
Connector Type
ST/SPC
FC/SPC
SC/SPC
LC/SPC
MU/SPC
Code
1
2
3
Class
-5
to
75 °C
-40
to
85 °C
-20
to
85 °C
Code
0
Adapter
No adapter
5
Telcordia is a registered trademark of Telcordia Technologies Incorporated.
All statements, technical information and recommendations related to the products herein are based upon information believed to be
reliable or accurate. However, the accuracy or completeness thereof is not guaranteed, and no responsibility is assumed for any
inaccuracies. The user assumes all risks and liability whatsoever in connection with the use of a product or its application. JDSU reserves
the right to change at any time without notice the design, specifications, function, fit or form of its products described herein, including
withdrawal at any time of a product offered for sale herein. JDSU makes no representations that the products
herein are free from any intellectual property claims of others. Please contact JDSU for more information. JDSU and the JDSU logo are
When I was using DAC7621 12bitDAC, the ripple noise was large. The DA output was almost a square wave without a filter capacitor. After adding a 10uF capacitor, the ripple was 40mV. Schematic diagram:...
Please help me analyze this, when I was doing the SDRAM experiment of a privileged classmate, why did the data I sent through the serial port look like this? 01 02 03 04 05 06 07 07 09 0A 0B 0C 0D 0E ...
[size=4] Recently, I followed my teacher to prepare for a water treatment project. During the preparation process, I encountered a small problem: the problem of power supply voltage reduction. Before,...
Under wince5.0, the default language of the system is English. I first added simplified Chinese display support under "Core OS" -> "International" -> "local specific support". After customizing the ke...
[i=s]This post was last edited by qq849682862 on 2014-8-25 20:24[/i] Many companies that make microwave communication products now require circular spiral traces to be placed in PCBs to achieve the fu...
When sending MMS, when connecting to the gateway, it is divided into CMWAP and CMNET connections, which are two GPRS access methods divided by China Mobile. How to set the GPRS access method to cmwap?...
The structure of an LCD TV primarily consists of the LCD display module, power module, driver module (primarily including the main driver board and tuner board), and keypad module. LCD display modu...[Details]
Logic analyzers are widely used tools in digital design verification and debugging. They can verify the proper functioning of digital circuits and help users identify and troubleshoot faults. They ...[Details]
For autonomous vehicles to safely navigate the road, they must identify far more complex objects than just traffic lights, pedestrians, and other familiar objects. Among these obstacles is a crucia...[Details]
Smartphones have become essential digital devices, and the growing number of smartphone-centric applications is enriching people's lives. As users, they desire a better app experience and a wider r...[Details]
There are basically three causes of spontaneous combustion of electric vehicles: The first is that the battery components are punctured or suffer fatal damage due to a collision accident, and part ...[Details]
The complexity of the integrated circuits (ICs) used in electronic systems in vehicles is increasing. They aim to execute artificial intelligence (AI) algorithms to control autonomous driving funct...[Details]
Learned the following information.
Customer product: industrial computer motherboard
Glue application area: CPU/BGA filling
Glue color requirements: black or t...[Details]
A human-machine interface (HMI) refers to the platform used by people to operate a PLC. This platform provides an interface between programs and humans, serving as a medium for information transmis...[Details]
Inverter power supplies on the market can generally be divided into two categories: sine wave inverters and square wave inverters. Some engineers also like to categorize pure sine wave inverters as...[Details]
Most cameras on the market use chips manufactured by Japanese companies like Sony, Sharp, Panasonic, and LG. South Korea now has the capability to produce chips, but the quality is somewhat inferio...[Details]
With the growth of the Internet of Things (IoT), wearable, and portable devices, consumers are growing weary of cluttered cables and the need for frequent battery recharges. The benefits of wireles...[Details]
The Radxa Cubie A7A is a single-board computer (SBC) powered by the Allwinner A733 octa-core Cortex-A76/A55 SoC, equipped with a 3 TOPS AI accelerator and up to 16GB of LPDDR5 memory.
Fo...[Details]
Cadence and NVIDIA Collaborate to Revolutionize Power Analysis Technology, Accelerating Development of Billion-Gate AI Designs
Cadence's new Palladium Dynamic Power Analysis applicat...[Details]
summary
Modern cars strive to provide the same comfort and entertainment features found in the home, resulting in explosive growth in demand for electronic control units (ECUs). Howe...[Details]
As automotive technology develops at an ever-increasing pace, the performance requirements for automotive internal structures, components, and accessories are becoming increasingly demanding. The d...[Details]
Test/Measurement
京公网安备 11010802033920号
EEWORLD
