EEWORLDEEWORLDEEWORLD

Part Number

Search

W1D64M72R8B-3.75AL-HB2

Description
64MX8 DDR DRAM MODULE, 0.5ns, DMA240, MO-237, DIMM-240
Categorystorage    storage   
File Size255KB,11 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

W1D64M72R8B-3.75AL-HB2 Overview

64MX8 DDR DRAM MODULE, 0.5ns, DMA240, MO-237, DIMM-240

W1D64M72R8B-3.75AL-HB2 Parametric

Parameter NameAttribute value
MakerXILINX
Parts packaging codeDIMM
package instructionDIMM,
Contacts240
Reach Compliance Codeunknown
access modeSINGLE BANK PAGE BURST
Maximum access time0.5 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-XDMA-N240
JESD-609 codee4
length133.35 mm
memory density536870912 bit
Memory IC TypeDDR DRAM MODULE
memory width8
Number of functions1
Number of ports1
Number of terminals240
word count67108864 words
character code64000000
Operating modeSYNCHRONOUS
Maximum operating temperature55 °C
Minimum operating temperature
organize64MX8
Package body materialUNSPECIFIED
encapsulated codeDIMM
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
Maximum seat height2.7 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountNO
Temperature levelCOMMERCIAL
Terminal surfaceGOLD
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
width25.4 mm
DDR2-400, 533
Single Rank, x8 Registered SDRAM DIMMs
256MB
512MB
1GB
2GB
-
-
-
-
W1D32M72R8
W1D64M72R8
W1D128M72R8
W1D256M72R8 (Preliminary*)
Figure 1: Available layouts
Layout A:
1.181"
Features:
240-pin Registered ECC DDR2 SDRAM Dual-In-
Line Memory Module for DDR2-400 and DDR2-533
JEDEC standard VDD=1.8V (+/- 0.1V) power
supply
One rank 256MB, 512MB, 1GB, and 2GB
Modules are built with 18 x8 DDR2 SDRAM
devices in a 60-ball FBGA package
ECC error detection and correction
Programmable CAS Latency of 3 and 4; Burst
Length of 4 and 8
Auto Refresh and Self Refresh Mode
OCD (Off-Chip Driver Impedance Adjustment) and
ODT (On-Die Termination)
SPD (Serial Presence Detect) with EEPROM
All input/output are SSTL_18 compatible
All contacts are gold plated
One clock delay for register
Layout B:
1.0"
Front view of double-sided DIMM (see detail physical dimensions
at the back)
Speed Grades:
-5
-3.75
Units
Module Speed Grade
PC2-3200 PC2-4200
Speed @ CL3
400
-
MHz
Speed @ CL4
400
533
MHz
Speed @ CL5
-
533
MHz
Note: See Product ordering for full naming guide
Speed Grade
Description:
The following specification covers the W1D32M72R8, W1D64M72R8, W1D128M72R8, and W1D256M72R8
family of Single-Rank Registered ECC DDR2 modules using x8 FBGA SDRAMs. Please reference Figure 1 for
available layout configurations and the product ordering guide on the final page of this specification for available
options including speed grade and silicon manufacturer.
Address Summary Table:
Module Configuration
Refresh
Device Configuration
Row Addressing
Column Addressing
Module Rank
256MB
32M x 72
8k
32M x 8
(9 components)
A0-A13
A0-A9
1
512MB
64M x 72
8K
64M x 8
(9 components)
A0-A13
A0-A9
1
1GB
128M x 72
8K
128M x 8
(9 components)
A0-A14
A0-A9
1
2GB
256M x 72
8K
256M x 8
(9 components)
A0-A14
A0-A9
1
*Specifications are for reference purposes only and are subject to change by Wintec without notice.
DDR2_RDIMM_1 rank_x8_spec
Rev. 1.0 - December, 04
Wintec Industries, Inc., reserves the right to change datasheets and/or products without any notice.
2004 Wintec Industries, Inc.
1
A simple and easy to make FM transmitter
1) High-frequency transistor V1 and capacitors C3, C5, and C6 form a capacitor three-point oscillator. 2) C4 and L form a resonator: the resonant frequency is the transmitting frequency of the FM micr...
songrisi DIY/Open Source Hardware
How to calculate delay time in ADS environment?
I am not very familiar with ADS. When I used Keil before, I could directly check the delay time of the delay function under the set frequency through software simulation, but I don't know how to view ...
shangwlscp Embedded System
Design Considerations for Electric Vehicle Charger Circuit Topologies
Design Considerations for Electric Vehicle Charger Circuit Topologies Abstract: The charger for electric vehicle battery is discussed. According to the design standard of inductive coupler in SAE J?17...
zbz0529 Automotive Electronics
FPGA control drive AD9945 (solved)
Q: If I want to use FPGA to design and control the driver of AD9954, how should I set SDATA? Does the AD process require the synchronization signal provided by the front-stage CCD? If so, how should I...
也无风雨也无云 ADI Reference Circuit
9013 8050 8550 transistors can achieve what frequency when used as switches
013 What is the frequency when 8050 8550 transistors are used as switches? 0 points As the title says, I want to use the PWM generated by the microcontroller io to control the brightness of a high-pow...
石玉 MCU
Seeking analysis and answers
When reading the example code, there is a statement that I don't understand. Please analyze it: TACTL = TASSEL_1 + TACLR; Among them: #define TASSEL_1 (1*0x100u) /* Timer A clock source select: 1 - AC...
火火山 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2234  155  196  929  2827  45  4  19  57  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号