TMM-127-01-F-D-SM-01-P-A datasheet, PDF

TMM-127-01-F-D-SM-01-P-A: DescriptionBoard Connector, 53 Contact(s), 2 Row(s), Male, Straight, Surface Mount Terminal,; CategoryThe connector The connector; File Size148KB，1 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

TMM-127-01-F-D-SM-01-P-A Overview

Board Connector, 53 Contact(s), 2 Row(s), Male, Straight, Surface Mount Terminal,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
Reach Compliance Code	compliant
Other features	POLARIZED
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD FLASH
Contact completed and terminated	GOLD FLASH
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	TMM
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2 mm
Termination type	SURFACE MOUNT
Total number of contacts	53

Privileged Classmate 2020 Video Tutorial "Learning Verilog by Coding (FPGA Tools and Syntax)": B station video collection: https://www.bilibili.com/video/BV1Ve411x75W?from=searchseid=71364886936769315Whether it is digital IC design or FPGA development, Verilog is the most basic and important ne...; ove学习使我快乐 FPGA/CPLD

Who has the inverter design related information and schematics, thank you: [email]zjjone1023@163.com[/email]...; zjjone1023 Industrial Control Electronics

Analog Circuit Troubleshooting: [i=s]This post was last edited by qwqwqw2088 on 2021-11-1 08:18[/i]Analog circuit fault diagnosis is a very complex task. This book explains the common methods of analog circuit fault diagnosis, which...; qwqwqw2088 Power technology

Can you guys help me see if this thing can be done with CPLD?: B in the figure is the ADC sampling chip, the sampling rate is 500K, each sampling value is 16 bits, and the ADC interface is a three-wire SPI interface.There are 10 ADCs in total. To combine the samp...; dsp_comm FPGA/CPLD

Motor current sampling: [Ask if you don't understand] This is a partial circuit diagram of a motor driver that I recently came across. What I don't understand is [1] The output in the diagram is the current of one phase from...; shaorc Integrated technical exchanges

Is it better to use the EMIF port or the HPI port of the DSP to transmit data from FPGA to DSP?: The data collected by AD is transmitted to FPGA, and then FPGA transmits it to DSP (TMS320C6416T). The data rate required for transmission is 12MByte/s.The DSP board is a development board from Hezhon...; dsp_comm FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components