EEWORLDEEWORLDEEWORLD

Part Number

Search

66950-021

Description
Board Connector, 21 Contact(s), 1 Row(s), Female, Straight, Solder Terminal
CategoryThe connector    The connector   
File Size171KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

66950-021 Overview

Board Connector, 21 Contact(s), 1 Row(s), Female, Straight, Solder Terminal

66950-021 Parametric

Parameter NameAttribute value
MakerAmphenol
Reach Compliance Codeunknown
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderFEMALE
Contact materialNOT SPECIFIED
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number66950
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts21
UL Flammability Code94V-0
PDM: Rev:J
STATUS:
Released
Printed: Oct 13, 2010
.
ask
Can I find information on the homepage of EEWORLD?...
fighting Suggestions & Announcements
#In the Cloud#Tickets are in rush, tickets for the Cloud Computing Conference are worth 2,000 yuan!
[font=黑体][size=5][color=#ff0000]Congratulations to netizen [url=https://home.eeworld.com.cn/my/aiguodelaoge.html][b]aiguodelaoge[/b][/url] for winning a ticket to the 5th China Cloud Computing Confere...
EEWORLD社区 Embedded System
How to use D flip-flop to achieve delay???
A D flip-flop delays one CLK cycle. If it delays 10 CLK cycles, it means it triggers a few more beats. How should the program be written?StartFragmentA D flip-flop program reg A_ZRE0_CROSS_MOVE; alway...
cetc50 FPGA/CPLD
How to make Acticesync support UDP?
I am making a GPS vehicle terminal. With Acticesync, I can debug in single step. Unfortunately, I can only debug TCP protocol. I can't debug UDP because I heard that Acticesync doesn't support it. I w...
lc258 Embedded System
About transfer function
Recently, I was reading about circuit principle analysis. Regarding the transfer function, I introduced an exponential sine wave excitation to analyze the steady-state response, and finally introduced...
15272693963 Integrated technical exchanges
Learn FPGA from Teacher Xia (1) Why Verilog can support large-scale design
[flash]http://www.tudou.com/v/sYYYpxggFX0/v.swf[/flash]...
soso FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 283  1107  656  2238  1620  6  23  14  46  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号