SDF150JABEHU1N datasheet, PDF - EEWORLD Datasheet

SDF150JABEHU1N: DescriptionPower Field-Effect Transistor, 25A I(D), 100V, 0.065ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET,; CategoryDiscrete semiconductor The transistor; File Size156KB，1 Pages; ManufacturerSolitron Devices Inc.

Download Datasheet Parametric View All

SDF150JABEHU1N Overview

Power Field-Effect Transistor, 25A I(D), 100V, 0.065ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Solitron Devices Inc.
package instruction	FLANGE MOUNT, S-MSFM-P3
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	HIGH RELIABILITY
Configuration	SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage	100 V
Maximum drain current (Abs) (ID)	25 A
Maximum drain current (ID)	25 A
Maximum drain-source on-resistance	0.065 Ω
FET technology	METAL-OXIDE SEMICONDUCTOR
JESD-30 code	S-MSFM-P3
Number of components	1
Number of terminals	3
Operating mode	ENHANCEMENT MODE
Maximum operating temperature	150 °C
Package body material	METAL
Package shape	SQUARE
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Polarity/channel type	N-CHANNEL
Maximum power consumption environment	150 W
Maximum power dissipation(Abs)	150 W
Maximum pulsed drain current (IDM)	160 A
Certification status	Not Qualified
surface mount	NO
Terminal form	PIN/PEG
Terminal location	SINGLE
Maximum time at peak reflow temperature	NOT SPECIFIED
Transistor component materials	SILICON
Maximum off time (toff)	225 ns
Maximum opening time (tons)	135 ns

PCB electromagnetic compatibility wiring and shielding design specifications: 1. After the wiring layout is completed, the wiring work will begin. In the circuit of the PCB, the distributed parameters between two adjacent parallel wires can be equivalent to mutually coupled ind...; KMO PCB Design

Knowledge about non-synthesizable statements in FPGA: Hello everyone, it is time for daily learning again. Today we will talk about the knowledge related to non-synthesizable statements in FPGA. [img=107,17]http://www.fpgaw.com/static/image/hrline/line7....; 大辉哥0614 FPGA/CPLD

Let the Bullets Fly LED Desk Lamp: Do you still remember the classic line in Jiang Wen's "Let the Bullets Fly": Let the bullets fly for a while, which resulted in a box office of more than 700 million yuan. "Let the Bullets Fly" became...; maylove LED Zone

EEWORLD University ---- Alf-Egil Bogen introduces single-cycle instruction sets: Alf-Egil Bogen introduces single-cycle instruction sets : https://training.eeworld.com.cn/course/40Alf-Egil Bogen, co-inventor and chief marketing officer of Atmel's AVR microcontrollers, explains why...; dongcuipin MCU

Intelligent hot air gun control circuit: Intelligent hot air gun control circuit, please give me a program,...; yongfen MCU

Optimizing Receiver Performance with Error Vector Analysis: Error vector analysis is a method of quantitatively representing the performance of a transmitter or receiver using amplitude error and phase error. By using a vector signal analyzer with error vector...; tmily RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components