54122-409-24-1900LF datasheet, PDF

54122-409-24-1900LF: DescriptionBoard Connector, 48 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-409-24-1900LF Overview

Board Connector, 48 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compliant
body width	0.19 inch
subject depth	0.748 inch
body length	2.4 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	48

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Download chapters 1-5 of "Write Your Own CPU": The information is here. Download chapters 1-5 of "Write Your Own CPU"Thanks to the author. If you have money, I recommend buying the genuine "Write Your Own CPU". Verilog HDL is used to design and im...; leon1984 FPGA/CPLD

2*64M memory, only 64M can be used: 先说一下硬件情况 CPU: s3c2440BANK6: 64M SDRAM BANK7: 64M SDRAM只使用64M内存能起来, 代码如下: ========================= config.bib ================================ [code]NK8C20000001D00000RAMIMAGE;change by capbilyRAM8E00...; liuxing168 Embedded System

How to change the fixed-cycle traffic light display program into an irregular cycle: I use the LPC812 microcontroller in Cortex M0+. Thank you for your advice. The source program is as follows: #include "LPC8xx.h" #define LED1 (1 PIN0 &= 3; /*Ensure the initial status of the two bits ...; bkd stm32/stm8

Unboxing the competition development board!: I am honored to be a finalist in this year's ON Semiconductor Bluetooth Competition!After the epidemic, I received the development board around the end of April. I have been busy with other things, an...; eew_H53lCZ onsemi and Avnet IoT Innovation Design Competition

Will there be a fifth batch?: I didn't apply for it before, so I was a little late in the test. I hope there will be a fifth batch, and my name will be on the list!! Thank you TI...; w2548396577 Microcontroller MCU

Simple oscilloscope, FPGA source code: [i=s] This post was last edited by paulhyde on 2014-9-15 02:59 [/i] Simple oscilloscope, FPGA source code...; linhaiqing60 Electronics Design Contest

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components