VN-22-HARD-1 datasheet, PDF - EEWORLD Datasheet

VN-22-HARD-1: DescriptionSP3T, 950MHz Min, 1220MHz Max, 0.9dB Insertion Loss-Max; CategoryWireless rf/communication Radio frequency and microwave; File Size134KB，2 Pages; ManufacturerCobham PLC

Download Datasheet Parametric View All

VN-22-HARD-1 Overview

SP3T, 950MHz Min, 1220MHz Max, 0.9dB Insertion Loss-Max

Parameter Name	Attribute value
Maker	Cobham PLC
Reach Compliance Code	unknown
Characteristic impedance	50 Ω
Maximum input power (CW)	30 dBm
Maximum insertion loss	0.9 dB
Maximum operating frequency	1220 MHz
Minimum operating frequency	950 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
RF/Microwave Device Types	SP3T
Maximum voltage standing wave ratio	1.4

Ask about flash reading and writing: I am using a Huaheng AT91ARM9200 board and have a problem testing flash read and write. After modifying /devices/mtd/maps/at91arm9200 and adding a new partition, the open is successful and the first c...; hovel Embedded System

Is it feasible to use “DWM1000-based ranging and locator”?: The company has initially decided to develop a "distance measurement and locator based on DWM1000". The requirements are as follows: 1. In the case of line of sight (open, no obstacles), achieve dista...; yhye2world RF/Wirelessly

How to burn the program into stm32: I saw that some cost more than 400 yuan, including test boards. It's very expensive, but I just want to transfer the program to stm32. Is there any way to make my own if I can't find the information o...; ArthasQ stm32/stm8

Two foreign books that provide detailed introduction to VGA controllers: These two books have detailed descriptions of VGA controllers, including graphic and character display methods. One is FPGA Prototyping by Verilog Examples and the other is FPGA Prototyping by VHDL Ex...; xianxiao DIY/Open Source Hardware

Using Verilog to implement 51 single-chip microcomputer core: [i=s] This post was last edited by yaphetszyj on 2016-8-1 10:19 [/i] I would like to ask you, how to use Verilog to implement the 51 MCU kernel? I don't know the direction given by the teacher, I hope...; yaphetszyj FPGA/CPLD

Analysis and Design of Positive Drive Active Clamp Circuit: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:01[/i]This post introduces the working principle of synchronous rectification, selects an active clamp forward excitation converter sui...; mzsahj Mobile and portable

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components