EEWORLDEEWORLDEEWORLD

Part Number

Search

VG36128401ATL-7L-P

Description
Synchronous DRAM, 32MX4, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP-54
Categorystorage    storage   
File Size1MB,70 Pages
ManufacturerVanguard International Semiconductor Corporation
Websitehttp://www.vis.com.tw/
Download Datasheet Parametric Compare View All

VG36128401ATL-7L-P Overview

Synchronous DRAM, 32MX4, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP-54

VG36128401ATL-7L-P Parametric

Parameter NameAttribute value
MakerVanguard International Semiconductor Corporation
Parts packaging codeTSOP
package instructionTSOP2,
Contacts54
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PDSO-G54
length22.22 mm
memory density134217728 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals54
word count33554432 words
character code32000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize32MX4
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
width10.16 mm
VIS
Description
Preliminary
VG36128401A
VG36128801A
VG36128161A
CMOS Synchronous Dynamic RAM
The device is CMOS Synchronous Dynamic RAM organized as 8,388,608 - word x 4 -bit x 4 - bank,
4,194,304 - word x 8 - bit x 4 - bank, or 2,097,152 - word x 16 - bit x 4 - bank. These various organizations
provide wide choice for different applications. It is designed with the state-of-the-art technology to meet stan-
dard PC100 or high speed PC133 requirement. Four internal independent banks greatly increase the perfor-
mance efficiency. It is packaged in JEDEC standard pinout and standard plastic 54-pin TSOP package.
Features
• Single 3.3V (
±
0.3V) power supply
• High speed clock cycle time : 7.5ns (CL3) / 10ns (CL2)
• Fully synchronous with all signals referenced to a positive clock edge
• Programmable CAS Iatency (2,3)
• Programmable burst length (1,2,4,8,& Full page)
• Programmable wrap sequence (Sequential/Interleave)
• Automatic precharge and controlled precharge
• Auto refresh and self refresh modes
• Quad Internal banks controlled by BA0 & BA1 (Bank select)
• Each Bank can be operated simultaneously and independently
• I/O level : LVTTL compatible
• Random column access in every cycle
• x4, x8, x16 organization
• Input/Output controlled by DQM ( LDQM, UDQM )
• 4,096 refresh cycles/64ms
• Burst termination by burst stop and precharge command
• Burst read/single write option
The information shown is subject to change without notice.
Document :
Rev. 1
Page 1

VG36128401ATL-7L-P Related Products

VG36128401ATL-7L-P VG36128801AT-7L-P VG36128801AT-8H-P VG36128401ATL-8H-P VG36128161AT-8H-P VG36128161ATL-8H-P VG36128401AT-7L-P VG36128161ATL-7L-P
Description Synchronous DRAM, 32MX4, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP-54 Synchronous DRAM, 16MX8, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP-54 Synchronous DRAM, 16MX8, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP-54 Synchronous DRAM, 32MX4, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP-54 Synchronous DRAM, 8MX16, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP-54 Synchronous DRAM, 8MX16, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP-54 Synchronous DRAM, 32MX4, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP-54 Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP-54
Maker Vanguard International Semiconductor Corporation Vanguard International Semiconductor Corporation Vanguard International Semiconductor Corporation Vanguard International Semiconductor Corporation Vanguard International Semiconductor Corporation Vanguard International Semiconductor Corporation Vanguard International Semiconductor Corporation Vanguard International Semiconductor Corporation
Parts packaging code TSOP TSOP TSOP TSOP TSOP TSOP TSOP TSOP
package instruction TSOP2, TSOP2, TSOP2, TSOP2, TSOP2, TSOP2, TSOP2, TSOP2,
Contacts 54 54 54 54 54 54 54 54
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknow
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
access mode FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST
Maximum access time 5.4 ns 5.4 ns 6 ns 6 ns 6 ns 6 ns 5.4 ns 5.4 ns
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
JESD-30 code R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54
length 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm
memory density 134217728 bit 134217728 bit 134217728 bit 134217728 bit 134217728 bit 134217728 bit 134217728 bit 134217728 bi
Memory IC Type SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM
memory width 4 8 8 4 16 16 4 16
Number of functions 1 1 1 1 1 1 1 1
Number of ports 1 1 1 1 1 1 1 1
Number of terminals 54 54 54 54 54 54 54 54
word count 33554432 words 16777216 words 16777216 words 33554432 words 8388608 words 8388608 words 33554432 words 8388608 words
character code 32000000 16000000 16000000 32000000 8000000 8000000 32000000 8000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 32MX4 16MX8 16MX8 32MX4 8MX16 8MX16 32MX4 8MX16
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
self refresh YES YES YES YES YES YES YES YES
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
width 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm
AD620 op amp zero adjustment, why is the voltage on pin 5 unstable?
[img]http://b43.photo.store.qq.com/http_imgload.cgi?/rurl4_b=65eb643b9247d96aad2cb1643382905d899ecd1f97fe5bd6136434b1c3771b3759d363bd14945a81c89fcc246b8e930b72244e61fb1e6aeeda5a567cd5895c872543362ab4d...
langxiajian Embedded System
FPGA learning steps, my experience
FPGA is very popular in the current application field. It can be seen in almost all single-board designs. From simple logic combination to high-end image and communication protocol processing, from si...
eeleader FPGA/CPLD
A day of tragedy
1. Lost your phone 2. Electric cars are gone2011 has just begun :(...
chenzhufly Talking
MSP430
Can the MSP430f2013 input 5V? If not, can I power it with 5V and then accept 3V?...
1079466498 Microcontroller MCU
About 51 single chip microcomputer communication problem
I would like to ask you, I am using AT89S52 and MAX485 to communicate with the computer. The isolation circuit diagram is as follows. In my main program, I let the microcontroller keep sending a data ...
PtMao 51mcu
[Audio recognizer based on GD32F350RB] 4. Use Caffe2 to build a training platform
[i=s] This post was last edited by Beifang on 2018-9-29 08:50[/i] 1. As mentioned in the previous article, if this NN model is to run, the preliminary preparation work is indeed quite large. The examp...
北方 GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1136  2519  1613  1388  321  23  51  33  28  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号