EEWORLDEEWORLDEEWORLD

Part Number

Search

531KA146M000DGR

Description
CMOS/TTL Output Clock Oscillator, 146MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531KA146M000DGR Overview

CMOS/TTL Output Clock Oscillator, 146MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KA146M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency146 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
DIY pedal controller based on Hercules (Part 2): The first draft of the schematic is completed
DIY pedal controller based on Herculese (Part 2): The first draft of the schematic diagram is completed. See the attachment for details. [[i] This post was last edited by tziang on 2013-6-21 15:45 [/i...
tziang Microcontroller MCU
What compiler do you use?
What compiler and debugger do you use on your computer? ads1.2? Inbete's IDE? I just bought an abcarm s3c2410 board, but it doesn't come with a compiler. What's the best one? I've only used Inbete bef...
zxw54007 MCU
S5pv210 power consumption comparison test at different main frequencies
: Test object: A handheld device with S5pv210 +512M DDR2 (4*128M) as the core. Input voltage 10V. uboot main frequency setting #define CONFIG_CLK_1000_200_166_133 CPU: S5PV210@1000MHz(OK) APLL = 1000M...
Wince.Android Embedded System
Design and implementation of interrupt threading
[i=s]This post was last edited by jorya_txj on 2014-11-29 13:07[/i] Currently, almost all RTOS interrupts are processed in the interrupt context. Even though raw-os provides a mechanism for the lower ...
jorya_txj Embedded System
[Transfer] Wireless power transmission technology
[b]One: Tesla's dream[/b] There was a piece of news: On August 31, 2010, the International Wireless Power Consortium held a press conference in Beijing and announced the official release of the qi wir...
dontium RF/Wirelessly
How many digits does the ADC of MSP430f149 store?
How many bits does the ADC of MSP430f149 store? I read that it is 12 bits, but why is it only 8 bits when reading?...
DLHNR Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1782  1305  1402  2  254  36  27  29  1  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号