D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu r xmu ai s
o
a
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
DS1707/DS1708
3.3 and 5.0-Volt MicroMonitor
www.maxim-ic.com
FEATURES
§
§
§
§
§
§
§
§
§
Holds microprocessor in check during power
transients
Automatically restarts microprocessor after
power failure
Monitors pushbutton for external override
Accurate 5%, 10% or 20% resets for 3.3V
systems and 5% or 10% resets for 5.0V
systems
Eliminates the need for discrete components
20% tolerance compatible with 3.0V systems
Pin compatible with the MAXIM
MAX707/MAX708 in 8-pin DIP, 8-pin SOIC
packages
8-pin DIP, 8-pin and
m-SOP
SOIC and 8-pin
m-SOP
packages available
Industrial temperature range -40°C to +85°C
PIN ASSIGNMENT
PBRST
V
CC
GND
IN
1
2
3
4
8
7
6
5
RST
RST
NC
NMI
8-Pin DIP (300-mil)
PBRST
V
CC
GND
IN
1
2
3
4
8
7
6
5
RST
RST
NC
NMI
8-Pin SOIC (150-mil)
RST
RST
PBRST
V
CC
1
2
3
4
8
7
6
5
NC
NMI
IN
GND
8-Pin
m-SOP
(118-mil)
See Mech. Drawings Section on website
DS1707 and DS1708_R/S/T
PIN DESCRIPTION
PBRST
V
CC
GND
IN
NMI
NC
RST
RST
- Pushbutton Reset Input
- Power Supply
- Ground
- Input
- Non-maskable Interrupt
- No Connect
- Active Low Reset Output
- Active High Reset Output
DESCRIPTION
The DS1707/DS1708 3.3- or 5.0-Volt MicroMonitor monitors three vital conditions for a microprocessor:
power supply, voltage sense, and external override. A precision temperature-compensated reference and
comparator circuit monitor the status of V
CC
at the device and at an upstream point for maximum
protection. When the sense input detects an out-of-tolerance condition a non-maskable interrupt is
generated. As the voltage at the device degrades an internal power fail signal is generated which forces
the reset to an active state. When V
CC
returns to an in-tolerance condition, the reset signal is kept in the
active state for a minimum of 130 ms to allow the power supply and processor to stabilize.
1 of 10
041305
DS1707/DS1708
The third function the DS1707/DS1708 performs is pushbutton reset control. The DS1707/DS1708
debounces the pushbutton input and guarantees an active reset pulse width of 130 ms minimum.
OPERATION
Power Monitor
The DS1707/DS1708 detects out-of-tolerance power supply conditions and warns a processor-based
system of impending power failure. When V
CC
falls below the minimum V
CC
tolerance, a comparator
outputs the RST and
RST
signals. RST and
RST
are excellent control signals for a microprocessor, as
processing is stopped at the last possible moment of valid V
CC
. On power-up, RST and
RST
are kept
active for a minimum of 130 ms to allow the power supply and processor to stabilize.
Pushbutton Reset
The DS1707/DS1708 provides an input pin for direct connection to a pushbutton reset (see Figure 2). The
pushbutton reset input requires an active low signal. Internally, this input is debounced and timed such
that RST and
RST
signals of at least 130 ms minimum will be generated. The 130 ms delay commences
as the pushbutton reset input is released from the low level. The pushbutton can be initiated by connecting
the
NMI
output to the
PBRST
input as shown in Figure 3.
Non-Maskable Interrupt
The DS1707/DS1708 generates a non-maskable interrupt (
NMI
) for early warning of a power failure. A
precision comparator monitors the voltage level at the IN pin relative to an on-chip reference generated
by an internal band gap. The IN pin is a high impedance input allowing for a user-defined sense point. An
external resistor voltage divider network (Figure 5) is used to interface with high voltage signals. This
sense point may be derived from a regulated supply or from a higher DC voltage level closer to the main
system power input. Since the IN trip point V
TP
is 1.25 volts, the proper values for R1 and R2 can be
determined by the equation as shown in Figure 5. Proper operation of the DS1707/DS1708 requires that
the voltage at the IN pin be limited to V
CC
. Therefore, the maximum allowable voltage at the supply being
monitored (V
MAX
) can also be derived as shown in Figure 5. A simple approach to solving the equation is
to select a value for R2 high enough to keep power consumption low, and solve for R1. The flexibility of
the IN input pin allows for detection of power loss at the earliest point in a power supply system,
maximizing the amount of time for system shut-down between
NMI
and RST/
RST
.
When the supply being monitored decays to the voltage sense point, the DS1707/DS1708 pulses the
NMI
output to the active state for a minimum 200
ms.
The
NMI
power-fail detection circuitry also has built-in
hysteresis of 100
mV.
The supply must be below the voltage sense point for approximately 5
ms
before a
low
NMI
will be generated. In this way, power supply noise is removed from the monitoring function,
preventing false interrupts. During a power-up, any detected IN pin levels below V
TP
by the comparator
are disabled from generating an interrupt until V
CC
rises to V
CCTP
. As a result, any potential
NMI
pulse
will not be initiated until V
CC
reaches V
CCTP
.
Connecting
NMI
to
PBRST
would allow the non-maskable interrupt to generate an automatic reset when
an out-of-tolerance condition occurred in a monitored supply. An example is shown in Figure 3.
2 of 10
DS1707/DS1708
MICROMONITOR BLOCK DIAGRAM
Figure 1
40kW
PUSHBUTTON RESET
Figure 2
PUSHBUTTON RESET CONTROLLED BY
NMI
Figure 3
3 of 10
DS1707/DS1708
TIMING DIAGRAM: PUSHBUTTON RESET
Figure 4
NON-MASKABLE INTERRUPT CIRCUIT EXAMPLE
Figure 5
V
SENSE
=
Example:
R1+ R2
X 1.25
R2
V
MAX
=
V
SENSE
X V
CC
V
TP
V
SENSE
= 4.50V at the trip point
V
CC
= 3.3V
10 kΩ = R2
4.50
X 3.3 = 11.88V maximum
1.25
Therefore:
4.50 =
R1
+
10k
X 1.25
10k
R1 = 26 kΩ
4 of 10
京公网安备 11010802033920号
EEWORLD
