530EA993M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530EA993M000DGR

530EA993M000DGR: DescriptionLVPECL Output Clock Oscillator, 993MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EA993M000DGR Overview

LVPECL Output Clock Oscillator, 993MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA993M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	993 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Wiring for single-phase power meter to measure single-phase current power

HT-2815 series (single tone) circuit

STK4182II audio IC circuit diagram

CNC machine tool skip circuit

QX-10TB typical application circuit

Toxic gas alarm

How to compile modules in Android source code separately: [p=26, null, left][color=#333333][font=Arial]After downloading the Android source code project for the first time, we usually execute the make command in the Android source code project directory. Aft...; Wince.Android Linux and Android

51 MCU idle mode experiment went wrong? ?: /*Boot into idle mode, wake up from idle mode regularly (automatically wake up four seconds after entering idle mode)*/ #include #define TIME0 TH0=(-50000)/256;TL0=(-50000)%256 typedef unsigned char u...; j1a2s3o4n 51mcu

FPGA manufacturers' product comparison: As the title says, let's talk about the products of familiar manufacturers: ALTERA, XILINX, ACTEL, LATTICE and so on....; cscl FPGA/CPLD

About CCS3.3 compilation and connection issues: [b] I just started to use dsp and now I am familiar with the CCS3.3 development environment. I have a question. In a project, there are many kinds of files, such as source program .c, assembly source ...; ttxs_2013 DSP and ARM Processors

Beaglebone peripheral circuit design first week experience project function block diagram each module learning document: Now it's all modular testing, so I got a lot of development boards. As time goes by, I feel a lot of pressure on this project.Here are some learning materials for OpenCV. I hope you can take a look if...; PENGSHIFANG DSP and ARM Processors

Today is March 15th. Does anyone have any complaints to share about these chip companies?: Too little Chinese information? Too high copyright fees? Not enough support for small customers? Haha, just vent~~~...; soso Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components