ZLR16300S2808C datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> ZLR16300S2808C

ZLR16300S2808C: DescriptionMicrocontroller, 8-Bit, MROM, Z8 CPU, 8MHz, CMOS, PDSO28,; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，92 Pages; ManufacturerIXYS

Download Datasheet Parametric View All

ZLR16300S2808C Overview

Microcontroller, 8-Bit, MROM, Z8 CPU, 8MHz, CMOS, PDSO28,

ZLR16300S2808C Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IXYS
Reach Compliance Code	unknown
Has ADC	NO
Address bus width
bit size	8
CPU series	Z8
maximum clock frequency	8 MHz
DAC channel	NO
DMA channel	NO
External data bus width
JESD-30 code	R-PDSO-G28
length	17.89 mm
Number of I/O lines	24
Number of terminals	28
Maximum operating temperature	70 °C
Minimum operating temperature
PWM channel	NO
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP28,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
power supply	2/3.6 V
Certification status	Not Qualified
RAM (bytes)	237
rom(word)	8192
ROM programmability	MROM
speed	8 MHz
Maximum slew rate	15 mA
Maximum supply voltage	3.6 V
Minimum supply voltage	2 V
Nominal supply voltage	3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	7.5 mm

Preview

Download Datasheet

View All

Crimzon

ZLR16300

Z8 Low Voltage ROM MCUs

with Infrared Timers

Product Specification

PS021410-0605

ZiLOG Worldwide Headquarters • 532 Race Street • San Jose, CA 95126-3432

Telephone: 408.558.8500 • Fax: 408.558.8300 •

www.ZiLOG.com

Crimzon

ZLR16300

Product Specification

Table of Contents

Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iii

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2

Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Standard Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

XTAL1 Crystal 1 (Time-Based Input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

XTAL2 Crystal 2 (Time-Based Output) . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Port 0 (P07–P00) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Port 2 (P27–P20) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Port 3 (P37–P30) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Program Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Expanded Register File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Stack . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Counter/Timer Functional Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Expanded Register File Control Registers (0D) . . . . . . . . . . . . . . . . . . . . . . . . 58

Expanded Register File Control Registers (0F) . . . . . . . . . . . . . . . . . . . . . . . . . 63

Standard Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67

Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78

PS021410-0605

Table of Contents

Crimzon

ZLR16300

Product Specification

List of Figures

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

Figure 14.

Figure 15.

Figure 16.

Figure 17.

Figure 18.

Figure 19.

Figure 20.

Figure 21.

Figure 22.

Figure 23.

Figure 24.

Figure 25.

Figure 26.

Figure 27.

Figure 28.

Figure 29.

Figure 30.

Figure 31.

Figure 32.

Figure 33.

Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

Counter/Timers Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

20-Pin DIP/SOIC/SSOP Pin Configuration . . . . . . . . . . . . . . . . . . . . 5

28-Pin DIP/SOIC/SSOP Pin Configuration . . . . . . . . . . . . . . . . . . . . 6

Test Load Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

AC Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Port 0 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Port 2 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Port 3 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Port 3 Counter/Timer Output Configuration . . . . . . . . . . . . . . . . . . . 17

Program Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Expanded Register File Architecture . . . . . . . . . . . . . . . . . . . . . . . . 21

Glitch Filter Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Transmit Mode Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

8-Bit Counter/Timer Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

T8_OUT in Single-Pass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

T8_OUT in Modulo-N Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Demodulation Mode Count Capture Flowchart . . . . . . . . . . . . . . . . 37

Demodulation Mode Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

16-Bit Counter/Timer Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

T16_OUT in Single-Pass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

T16_OUT in Modulo-N Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Ping-Pong Mode Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

Output Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

Interrupt Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Oscillator Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Port Configuration Register (PCON) (Write Only) . . . . . . . . . . . . . . 48

Stop Mode Recovery Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

SCLK Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

Stop Mode Recovery Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

Stop Mode Recovery Register 2 ((0F) DH:D2–D4,

D6 Write Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

PS021410-0605

List of Figures

Recommended Resources

Double tuned IF amplifier circuit for radio

Low voltage contactor instantaneous voltage loss and undervoltage delay circuit

Triac controlled three-phase motor circuit

Pocket deaf hearing aid circuit diagram

Rice cooker circuit drawing 5_automatic heat preservation

875p computer motherboard circuit diagram_007

Has anyone used DMA to continuously receive serial port data? Urgent...: DMA serial port cannot receive continuously. After one time, clearing the flag and reconfiguring all failed. I even reconfigured RCC and NVIC. It is almost the same as the first time... but it cannot ...; astwyg stm32/stm8

RGB interface LCD debugging problem: I have been debugging an LCD with RGB interface (using S3C2410) recently, but the initialization has never been successful. I wonder if any expert in the forum has debugged it before. I want to ask a ...; yuzhxing Embedded System

Recommend two simulation filter software: I don’t know if you have ever designed an analog filter by yourself. This is what I did for my graduation project. I originally wanted to make a physical one, but the frequency was too high, so I ende...; 燕子宝贝 Analog electronics

Doubts about Ps average cropping pictures: Version CS3. Divide a large BMP image horizontally and vertically into several equal parts. Then save each part separately as BMP. For a professional graphics software, this should not be a difficult ...; ienglgge Talking

EEWORLD University ---- Live Replay: 4 hours of practice + analysis: TI engineers teach you how to quickly get started with various wireless product development: Live replay: 4 hours of practice + analysis: TI engineers teach you how to quickly get started with various wireless product development : https://training.eeworld.com.cn/course/5678...; hi5 Integrated technical exchanges

It's a pity that the program only has two output modes: non-frequency division and 2-frequency division. Please help me, moderator.: The program consists of 3 parts: 1. 8-frequency division program 2. Determine which pulse of AB is in front 3. The logic of the frequency division output of AB two-way pulse is as follows 00000000 No ...; pyy1980 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components