86817-308LF datasheet, PDF - EEWORLD Datasheet

86817-308LF: DescriptionBoard Connector, 8 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE; CategoryThe connector The connector; File Size614KB，8 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

86817-308LF Overview

Board Connector, 8 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (50) OVER NICKEL (50)/GOLD FLASH (50) OVER PALLADIUM NICKEL
Contact completed and terminated	GOLD (50) OVER NICKEL (50)/GOLD FLASH (50) OVER PALLADIUM NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	86817
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	8
UL Flammability Code	94V-0

PDM: Rev:DF

STATUS:

Released

Printed: Jun 02, 2011

Intelligent monitoring robot: [i=s]This post was last edited by paulhyde on 2014-9-15 09:29[/i] Intelligent Monitoring Robot...; gh001 Robotics Development

NeoPixel NanoRing: 使用 [url=https://www.adafruit.com/product/3501]Adafruit Gemma M0[/url] 和 [url=https://www.adafruit.com/product/3484]Nano RGB LEDs[/url] 制作的指环[img=600,338]https://cdn-blog.adafruit.com/uploads/2019/01/a...; dcexpert MicroPython Open Source section

Tasks cannot be switched when porting ucos to lpc2292: Can anyone help me? I have ported ucos to lpc2292 and created two tasks in the project. During the simulation, I found that the two tasks stopped switching after running once, but stayed in the idle t...; kfxy Real-time operating system RTOS

How to optimize the area of FPGA design: 1. When the speed requirement is not very high, we can design the pipeline in an iterative form to reuse the resources with the same FPGA function.2. When the control logic is smaller than the shared ...; zxopenljx FPGA/CPLD

Has anyone ever calculated the modulus after doing an FFT?: I call an IP core to perform FFT calculation in FPGA, and want to take the modulus of the data. I don't know how to do it. Does anyone know how to do it? Please advise! {:1_94:}{:1_94:}...; zhenpeng25 FPGA/CPLD

LCD12864: I would like to ask you, does the expansion slot of ALTERA's DE2 learning board have enough voltage or current to drive LCD12864?...; 思维蓝图 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components