EEWORLDEEWORLDEEWORLD

Part Number

Search

DSPIC33EP512GM710T-E/PTVAO

Description
Microcontroller, 16-Bit, FLASH, CMOS, PQFP100
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size4MB,542 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

DSPIC33EP512GM710T-E/PTVAO Overview

Microcontroller, 16-Bit, FLASH, CMOS, PQFP100

DSPIC33EP512GM710T-E/PTVAO Parametric

Parameter NameAttribute value
MakerMicrochip
package instructionTQFP-100
Reach Compliance Codecompliant
Has ADCYES
Other features60 MIPS, ADC ALSO SUPPORTS 10-BIT RESOLUTION, AEC-Q100 PLANNED
Address bus width
bit size16
maximum clock frequency60 MHz
DAC channelNO
DMA channelYES
External data bus width
JESD-30 codeS-PQFP-G100
length12 mm
Number of I/O lines85
Number of terminals100
On-chip program ROM width8
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeTFQFP
Package shapeSQUARE
Package formFLATPACK, THIN PROFILE, FINE PITCH
ROM programmabilityFLASH
Filter levelAEC-Q100; TS 16949
Maximum seat height1.2 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal formGULL WING
Terminal pitch0.4 mm
Terminal locationQUAD
width12 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER
dsPIC33EPXXXGM3XX/6XX/7XX
16-Bit Digital Signal Controllers with High-Speed PWM,
Op Amps and Advanced Analog Features
Operating Conditions
• 3.0V to 3.6V, -40°C to +85°C, up to 70 MIPS
• 3.0V to 3.6V, -40°C to +125°C, up to 60 MIPS
Timers/Output Compare/Input Capture
• 21 General Purpose Timers:
- Nine 16-bit and up to four 32-bit timers/counters
- Eight output capture modules configurable as
timers/counters
- PTG module with two configurable timers/counters
- Two 32-bit Quadrature Encoder Interface (QEI)
modules configurable as a timer/counter
• Eight Input Capture modules
• Peripheral Pin Select (PPS) to allow Function Remap
• Peripheral Trigger Generator (PTG) for Scheduling
Complex Sequences
Core: 16-Bit dsPIC33E CPU
Code-Efficient (C and Assembly) Architecture
Two 40-Bit Wide Accumulators
Single-Cycle (MAC/MPY) with Dual Data Fetch
Single-Cycle Mixed-Sign MUL plus Hardware Divide
32-Bit Multiply Support
Clock Management
Internal Fast FRC Oscillator with 1% Accuracy
Programmable PLLs and Oscillator Clock Sources
Fail-Safe Clock Monitor (FSCM)
Independent Watchdog Timer (WDT)
Fast Wake-up and Start-up
Communication Interfaces
• Four Enhanced Addressable UART modules
(17.5 Mbps):
- With support for LIN/J2602 protocols and IrDA
®
• Three 3-Wire/4-Wire SPI modules (15 Mbps)
• 25 Mbps Data Rate for Dedicated SPI module
(with no PPS)
• Two I
2
C™ modules (up to 1 Mbps) with SMBus Support
• Two CAN modules (1 Mbps) with CAN 2.0B Support
• Programmable Cyclic Redundancy Check (CRC)
• Codec Interface module (DCI) with I
2
S Support
Power Management
Low-Power Management modes (Sleep, Idle, Doze)
Executing Optimized
NOP
String with Flash Fetch
Integrated Power-on Reset and Brown-out Reset
0.6 mA/MHz Dynamic Current (typical)
30 µA I
PD
Current (typical)
High-Speed PWM
• Up to 12 PWM Outputs (six generators)
• Primary Master Time Base Inputs allow Time Base
Synchronization from Internal/External Sources
• Dead Time for Rising and Falling Edges
• 7.14 ns PWM Resolution
• PWM Support for:
- DC/DC, AC/DC, Inverters, PFC, Lighting
- BLDC, PMSM, ACIM, SRM
• Programmable Fault Inputs
• Flexible Trigger Configurations for ADC Conversions
• Supports PWM Lock, PWM Output Chopping and
Dynamic Phase Shifting
Direct Memory Access (DMA)
• 4-Channel DMA with User-Selectable Priority Arbitration
• Peripherals Supported by the DMA Controller include:
- UART, SPI, ADC, CAN and input capture
- Output compare and timers
Input/Output
• Sink/Source 15 mA or 10 mA, Pin-Specific for
Standard V
OH
/V
OL
• 5V Tolerant Pins
• Selectable Open-Drain, Pull-ups and Pull-Downs
• Up to 5 mA Overvoltage Clamp Current
• Change Notice Interrupts on All I/O Pins
• PPS to allow Function Remap
Advanced Analog Features
• Two Independent ADC modules:
- Configurable as 10-bit, 1.1 Msps with
four S&H or 12-bit, 500 ksps with one S&H
- 11, 13, 18, 30 or 49 analog inputs
• Flexible and Independent ADC Trigger Sources
• Up to Four Op Amp/Comparators with Direct
Connection to the ADC module:
- Additional dedicated comparator
- Programmable references with 32 voltage points
- Programmable blanking and filtering
• Charge Time Measurement Unit (CTMU):
- Supports mTouch™ capacitive touch sensing
- Provides high-resolution time measurement (1 ns)
- On-chip temperature measurement
Qualification and Class B Support
• AEC-Q100 REVG (Grade 1, -40°C to +125°C) Planned
• AEC-Q100 REVG (Grade 0, -40°C to +150°C) Planned
• Class B Safety Library, IEC 60730
Debugger Development Support
In-Circuit and In-Application Programming
Three Complex and Five Simple Breakpoints
IEEE 1149.2 Compatible (JTAG) Boundary Scan
Trace and Run-Time Watch
2013-2014 Microchip Technology Inc.
DS70000689D-page 1
Program upgrade example
I saw a post about upgrading on a certain website, and it actually costs several points, so I wrote a post here DiscussiononMSP430 program upgrade methodKey Laboratory of Optoelectronics, Ocean Univer...
dudu404 Microcontroller MCU
What is the use of harmonic distortion and third-order intermodulation of op amps?
[backcolor=rgb(239, 245, 249)] What do these op amp diagrams mean? What guidance do they have? [/backcolor]...
caijianfa55 Analog electronics
How to repair a broken power adapter
How to repair a broken power adapter? First, we need to check where the problem is. If it is a line fault, it includes power cord damage and no power, contact port oxidation and poor contact. Focus on...
木犯001号 Power technology
Finally found an organization.....good
This forum about embedded systems is quite popular. Let's learn a little bit......
airagent Embedded System
FPGA Simplified Design Method Classic Case 3
FPGA Simplified Design Method Classic Case 3Classic case of minimalist design method 3Case 3. When receiving en1=1 , dout generates a high-level pulse of 3 clock cycles; when receiving en2==1 , dout g...
mdy-吴伟杰 FPGA/CPLD
How to implement the call simultaneous recording function
How can users automatically record the call during a call? How can this function be implemented? The more detailed the reply, the better. Code examples will be given. Thanks....
acai516518 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 681  1764  2888  2787  1505  14  36  59  57  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号