EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8170DD36C-333T

Description
Standard SRAM, 512KX36, 1.8ns, CMOS, PBGA209, 14 X 22 MM, 1 MM PITCH, BGA-209
Categorystorage    storage   
File Size2MB,29 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric View All

GS8170DD36C-333T Overview

Standard SRAM, 512KX36, 1.8ns, CMOS, PBGA209, 14 X 22 MM, 1 MM PITCH, BGA-209

GS8170DD36C-333T Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA,
Contacts209
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time1.8 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B209
length22 mm
memory density18874368 bit
Memory IC TypeSTANDARD SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals209
word count524288 words
character code512000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512KX36
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.7 mm
Maximum supply voltage (Vsup)1.95 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
GS8170DD36C-333/300/250/200
209-Bump BGA
Commercial Temp
Industrial Temp
Features
• Double Data Rate Read and Write mode
• Late Write; Pipelined read operation
• JEDEC-standard SigmaRAM
pinout and package
• 1.8 V +150/–100 mV core power supply
• 1.8 V CMOS Interface
• ZQ controlled user-selectable output drive strength
• Dual Cycle Deselect
• Burst Read and Write option
• Fully coherent read and write pipelines
• Echo Clock outputs track data output drivers
• 2 user-programmable chip enable inputs
• IEEE 1149.1 JTAG-compliant Serial Boundary Scan
• 209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
• Pin-compatible with future 36Mb, 72Mb, and 144Mb
devices
18Mb
Σ
1x2Lp CMOS I/O
Double Data Rate SigmaRAM™
200 MHz–333 MHz
1.8 V V
DD
1.8 V I/O
Ne
w
GS8170DD36 SigmaRAMs are built in compliance with the
SigmaRAM pinout standard for synchronous SRAMs. They
are 18,874,368-bit (18Mb) SRAMs. This family of wide, very
low voltage CMOS I/O SRAMs is designed to operate at the
speeds needed to implement economical high performance
networking systems.
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
me
nd
ed
for
Σ
RAMs are offered in a number of configurations including
Re
co
m
Parameter Synopsis
Symbol
tKHKH
tKHQV
- 333
3.0 ns
1.8 ns
Key Fast Bin Specs
Cycle Time
Access Time
Rev: 2.03 1/2005
No
t
1/29
De
sig
SigmaRAM Family Overview
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
n—
Di
sco
nt
inu
ed
Pr
od
u
Functional Description
cueing and data transfer rates. The
Σ
RAM
family standard
allows a user to implement the interface protocol best suited to
the task at hand.
Because SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing. In
DDR mode the device captures Data In on both rising and
falling edges of clock and drives data on both clock edges as
well.
Because the DDR
Σ
RAM always transfers data in two halves,
A0 is internally set to 0 for the first half of each read or write
transfer, and automatically incremented to 1 for the falling
edge transfer. The address field of a DDR
Σ
RAM is always
one address pin less than the advertised index depth (e.g., the
512k x 36 has a 512k addressable index).
Σ
RAMs support pipelined reads utilizing a rising-edge-
triggered output register. DDR
Σ
RAMs incorporate rising-
and falling-edge-triggered output registers. They also utilize a
Dual Cycle Deselect (DCD) output deselect protocol.
Σ
RAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
ct
© 2002, GSI Technology, Inc.
Features and main applications of TI wireless connectivity products
[i=s]This post was last edited by Jacktang on 2020-10-7 17:42[/i]...
Jacktang Wireless Connectivity
(A-Current Signal Detection Device) First Prize of Shandong Province_Topic A_Qingdao University of Technology
[font=微软雅黑, "][size=14px][size=3][color=#000000]This system uses the ARM Cortex-M3 microcontroller as the core of circuit control and data processing, and designs and implements a current signal detec...
sigma Electronics Design Contest
Graphic dot matrix LCD display module introduction
Graphic dot matrix LCD display module introduction[ Print ][ Return ]1. OverviewZJM12864BSBD is a low power dot matrix LCD module.1) Display format: 128 dots (columns) × 64 dots (rows). 2) Display typ...
fighting MCU
Read the good book "Operational Amplifier Parameter Analysis and LTspice Application Simulation" 05 Offset Voltage Case Analysis
I don't know when it started, but I've become so impressed by the typical values of op amp parameters that I've paid less attention to the maximum and minimum values. The gold medalists are always the...
1nnocent Analog electronics
Question + How to create a 3D scene
I'm doing some experiments on gesture recognition recently, and I don't know how to build a 3D scene like the one below. I checked the information, and it's basically OpenGL, but it's a bit difficult....
lonerzf Integrated technical exchanges
Why can't Keil compile?
I recently wrote a program for infrared temperature measurement on SMbus, but I don't know why it can't be compiled. I would like some advice from the experts. The specific code is as follows #include...
sillman 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 459  1189  783  2471  1446  10  24  16  50  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号