EEWORLDEEWORLDEEWORLD

Part Number

Search

BC108PSTZ

Description
Small Signal Bipolar Transistor, 0.2A I(C), 20V V(BR)CEO, 1-Element, NPN, Silicon, TO-92 STYLE, E-LINE PACKAGE-3
CategoryDiscrete semiconductor    The transistor   
File Size33KB,1 Pages
ManufacturerZetex Semiconductors
Websitehttp://www.zetex.com/
Environmental Compliance
Download Datasheet Parametric View All

BC108PSTZ Overview

Small Signal Bipolar Transistor, 0.2A I(C), 20V V(BR)CEO, 1-Element, NPN, Silicon, TO-92 STYLE, E-LINE PACKAGE-3

BC108PSTZ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerZetex Semiconductors
package instructionIN-LINE, R-PSIP-T3
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum collector current (IC)0.2 A
Collector-emitter maximum voltage20 V
ConfigurationSINGLE
Minimum DC current gain (hFE)120
JESD-30 codeR-PSIP-T3
JESD-609 codee3
Humidity sensitivity level1
Number of components1
Number of terminals3
Maximum operating temperature200 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)260
Polarity/channel typeNPN
Certification statusNot Qualified
GuidelineCECC
surface mountNO
Terminal surfaceMATTE TIN
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
Maximum time at peak reflow temperature40
transistor applicationsSWITCHING
Transistor component materialsSILICON
Nominal transition frequency (fT)150 MHz
VCEsat-Max0.2 V
MSP430F5529 generates PWM waves with CCS
It is probably to generate a PWM wave of a certain frequency through the clock Using FPGA can get a more perfect waveform, but if only a CLK wave is provided, F5529LP can do it completely. #include ms...
fish001 Microcontroller MCU
Help with marketing computer system hardware design issues
The following are the topic and requirements. Please help me! ... Reference ideas for the hardware structure plan: (1) The computing mode of the computer application system in the main office compound...
alexjoy Embedded System
FPGA Multiplier
I want to learn about the multiplier part, but I can't find the multiplier part in the routine of the development board. I have opened every routine and still can't find the multiplier. Is there any r...
1nnocent FPGA/CPLD
Quartus2 simulation can not produce waveform
I use quaratus2 to do waveform simulation. There is no problem with compilation and code, but the waveform cannot be simulated. It prompts the error code: Error: (vsim_3170) Could not find 'work.PPQ_v...
Mr.Sensitive FPGA/CPLD
[Xiao Meige FPGA Advanced Tutorial] Chapter 11 Four-channel Amplitude-Frequency-Phase Adjustable DDS Signal Generator Part 2
[b]Custom frame of signal generator[/b] [color=#000][size=15px]From the previous experimental purpose, we know that we need to use the serial port to control the parameters of the waveform. Generally ...
芯航线跑堂 FPGA/CPLD
How do you analyze the DC blocking function of capacitors?
If a large capacitor is connected in series after an AC input, the output on the other leg of the capacitor will be the same as the AC input.If a large capacitor is connected in series after a DC inpu...
mamagoose Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2272  1106  739  2051  2225  46  23  15  42  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号